

ISL71040M

Radiation Tolerant Low-Side GaN FET Driver

The [ISL71040M](#) is a low-side driver designed to drive enhancement mode Gallium Nitride (GaN) FETs in isolated topologies and boost type configurations. The ISL71040M operates with a supply voltage from 4.5V to 13.2V and has both inverting (INB) and non-inverting (IN) inputs to satisfy requirements for inverting and non-inverting gate drives with a single device.

The ISL71040M has a 4.5V gate drive voltage (V_{DRV}) generated using an internal regulator that prevents the gate voltage from exceeding the maximum gate-source rating of enhancement mode GaN FETs. The gate drive voltage features an Undervoltage Lockout (UVLO) protection that ignores the inputs (IN/INB) and keeps OUTL turned on to ensure the GaN FET is in an OFF state whenever V_{DRV} is below the UVLO threshold.

The ISL71040M inputs can withstand voltages up to 14.7V regardless of the V_{DD} voltage, which allows the inputs to be connected directly to most PWM controllers. The ISL71040M's split outputs offer the flexibility to adjust the turn-on and turn-off speed independently by adding additional impedance to the turn-on and turn-off paths.

The ISL71040M operates across the military temperature range from -55°C to +125°C and is offered in an 8 Ld Thin Dual Flat No-Lead (TDFN) plastic package.

Related Literature

For a full list of related documents, visit our website:

- [ISL71040M](#) device page




Figure 1. Typical Flyback Power Supply Application

Features

- Wide operating voltage range of 4.5V to 13.2V
- Up to 14.7V logic inputs (regardless of V_{DD} level)
 - Inverting and non-inverting inputs
- Optimized to drive enhancement mode GaN FETs
 - Internal 4.5V regulated gate drive voltage
 - Independent outputs for adjustable turn-on/turn-off speeds
- NiPdAu-Ag Lead finish (Sn-free, Pb-free)
- Moisture Sensitivity Level (MSL) Rating: 1
- Passes NASA Low Outgassing Specifications
- Full military temperature range operation
 - $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$
 - $T_J = -55^\circ\text{C}$ to $+150^\circ\text{C}$
- Characterized radiation levels
 - Low Dose Rate (LDR) $<0.01\text{rad}(\text{Si})/\text{s}$: $30\text{krad}(\text{Si})$
 - No SEB/L, $V_{DD} = 16.5\text{V}$: $43\text{MeV}\cdot\text{cm}^2/\text{mg}$

Applications

- Flyback and forward converters
- Boost and PFC converters
- Secondary synchronous FET drivers




Figure 2. V_{DRV} Line Regulation vs Temperature

Contents

1. Overview	3
1.1 Ordering Information	3
1.2 Pin Configuration	3
1.3 Pin Descriptions	4
2. Specifications	5
2.1 Absolute Maximum Ratings	5
2.2 Outgas Testing	5
2.3 Thermal Information	5
2.4 Recommended Operating Conditions	5
2.5 Electrical Specifications	6
2.6 Timing Diagrams	7
3. Typical Performance Curves	8
4. Functional Description	11
4.1 Gate Drive for Enhancement N-Channel GaN FETs	11
4.2 Functional Overview	11
5. Applications Information	12
5.1 Undervoltage Lockout	12
5.2 Input Stage	12
5.3 Enable Function	12
5.4 Driver Power Dissipation	13
5.5 PCB Layout Considerations	13
6. Radiation Tolerance	16
6.1 Total Ionizing Dose (TID) Testing	16
6.2 Single Event Effects Testing	19
7. Revision History	22
8. Package Outline Drawing	23

1. Overview


1.1 Ordering Information

Part Number (Notes 2, 3)	Part Marking	Temp Range (°C)	Tape and Reel (Units) (Note 1)	Package (RoHS Compliant)	Pkg. Dwg. #
ISL71040MRTZ	710 40MRTZ	-55 to +125	-	8 Ld TDFN	L8.4x4B
ISL71040MRTZ-T	710 40MRTZ	-55 to +125	6k	8 Ld TDFN	L8.4x4B
ISL71040MRTZ-T7A	710 40MRTZ	-55 to +125	250	8 Ld TDFN	L8.4x4B
ISL71040MEV1Z	Standalone evaluation board for the ISL71040M.				
ISL71043MEVAL1Z	Flyback Power Supply Evaluation Board using the ISL71043M and ISL71040M.				

Notes:

- See [TB347](#) for details about reel specifications.
- These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), see the [ISL71040M](#) device page. For more information about MSL, see [TB363](#).


1.2 Pin Configuration



1.3 Pin Descriptions

Pin Number	Pin Name	ESD Circuit	Description
1	VDD	3	Supply for the ISL71040M internal linear regulator. Locally bypass the supply to VDD using at least a 4.7µF ceramic capacitor.
2	IN	3	Non-inverting input pin that controls the OUTH and OUTL outputs. This input has TTL/CMOS type thresholds. When using the ISL71040M in an inverting application, tie this pin to VDD to enable the outputs.
3	INB	3	Inverting input pin that controls the OUTH and OUTL outputs. This input has TTL/CMOS type thresholds. When using the ISL71040M in a non-inverting application, tie this pin to VSS to enable the outputs.
4	VSS	4	Supply ground. Connect this pin to VSSP from the PCB ground plane.
5	VSSP	4	Power supply ground. Connect this pin to VSS from the PCB ground plane.
6	OUTL	2	Output low pin that is the gate driver turn-off output. Connect this pin to the gate of the GaN FET with a short, low inductance path. A series gate resistor can be used to adjust the turn-off speed.
7	OUTH	1	Output high pin that is the gate driver turn-on output. Connect this pin to the gate of the GaN FET with a short, low inductance path. A series gate resistor can be used to adjust the turn-on speed.
8	VDRV	1	Internal linear regulator output and the gate drive voltage. Locally bypass this pin using at least a 4.7µF ceramic capacitor; 2µF to 10µF with variability.

ESD Circuits:



2. Specifications

2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
V _{DD}	-0.3	+16.5	V
IN, INB	-0.3	+16.5	V
OUTL, OUTH, VDRV	-0.3	+6.5	V
V _{DD} (Note 4)	-0.3	+16.5	V
IN, INB (Note 4)	-0.3	+16.5	V
OUTL, OUTH, VDRV (Note 4)	-0.3	+6.2	V
ESD Rating	Value		Unit
Human Body Model (Tested per JS-001-2017)	8		kV
Charged Device Model (Tested per JS-002-2014)	2		kV
Latch Up (Tested per JESD-78E; Class 2, Level A) at 125°C	100		mA

Note:

4. Tested in a heavy ion environment at LET = 43MeV·cm²/mg at +125°C (TC) for SEB.

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 Outgas Testing

Specification (Tested per ASTM E595, 1.5)	Value	Unit
Total Mass Lost (Note 5)	0.05	%
Collected Volatile Condensable Material (Note 5)	<0.01	%
Water Vapor Recovered	0.03	%

Note:

5. Outgassing results meet NASA requirements of total mass loss <1% and collected volatile condensable material of <0.1%.

2.3 Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
8 Ld TDFN Package (Notes 6, 7)	40	2

Notes:

6. θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board with direct attach features in free air. See [TB379](#).
7. For θ_{JC} , the “case temp” location is the center of the package underside.

Parameter	Minimum	Maximum	Unit
Storage Temperature Range	-65	+150	°C
Pb-Free Reflow Profile	See TB493		

2.4 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Case Operating Temperature Range	-55	+125	°C
V _{DD}	4.5	13.2	V
IN, INB	4.5	13.2	V

2.5 Electrical Specifications

$V_{DD} = 4.5V, 13.2V$, $V_{SS} = V_{SSP} = 0V$, $C_{VDRV} = 4.7\mu F$, $V_{IH} = 5.0V$, $V_{IL} = 0V$, $r_{OUTH} = r_{OUTL} = 0\Omega$, no load on OUTH/OUTL. **Boldface limits apply across the operating temperature range, -55°C to +125°C.**

Parameter	Symbol	Test Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Unit
Power Supply						
Quiescent Supply Current	I_{DDQ}	$V_{DD} = 4.5V, IN = 0V, INB = V_{DD}$	-	1.4	2.7	mA
		$V_{DD} = 13.2V, IN = 0V, INB = V_{DD}$	-	1.5	2.7	mA
Operating Supply Current	I_{DDO}	$V_{DD} = 4.5V, f_{PWM} = 500kHz$	-	6.8	13	mA
		$V_{DD} = 13.2V, f_{PWM} = 500kHz$	-	7.3	15	mA
Gate Drive Voltage						
Output Voltage	V_{DRV}	$V_{DD} = 4.5V$	4.29	4.44	-	V
		$V_{DD} = 13.2V$	4.34	4.59	4.76	V
Current Limit of V_{DRV}	I_{LIM}	$V_{DD} = 4.5V, 13.2V$	50	140	300	mA
Under Voltage Lockout (UVLO) on V_{DRV}						
UVLO Rising Threshold	V_{RDRV}		3.75	3.98	4.15	V
UVLO Falling Threshold	V_{FDRV}		3.40	3.74	4.00	V
UVLO Hysteresis	V_{HDRV}		100	238	375	mV
Input Pins						
High Level Threshold	V_{IH}		-	1.7	2.0	V
Low Level Threshold	V_{IL}		1.0	1.4	-	V
Input Hysteresis	V_{IHYS}		120	290	450	mV
Pull-Up/Down Resistor	$R_{INU/D}$	IN to V_{SS} , INB to V_{DD}	97	166	362	k Ω
Input Leakage Current	$I_{IN/INB}$		-1	-	1	μA
OUTH Output						
Peak Source Current (Note 10)	I_{SRC}	$C_L = 220nF$ (Figure 4)	1	1.5	3	A
Driver Output Resistance	r_{ONP}	$I_{OUTH} = 45mA$	-	2.2	3.2	Ω
Output Leakage Current	I_{LKP}	OUTH = 0V, 4.5V	-1	-	1	μA
OUTL Output						
Peak Sink Current (Note 10)	I_{SNK}	$C_L = 220nF$ (Figure 4)	1.5	2.8	4	A
Driver Output Resistance	r_{ONN}	OUTH = V_{DRV} , $I_{OUTL} = -45mA$	-	0.5	1	Ω
		OUTH = OUTL, $I_{OUTL} = -45mA$	-	1.7	3	Ω
Gate Hold-Off Resistance	r_{OUTL-P}	$V_{DD} = 0V, OUTL = 0.7V$	400	520	700	Ω
Switching Characteristics						
Turn-On Propagation Delay	t_{DON}	$C_L = 1000pF$ (Figure 3)	15	40	65	ns
Turn-Off Propagation Delay	t_{DOFF}	$C_L = 1000pF$ (Figure 3)	15	39	65	ns
Propagation Delay Matching	t_{DM}	$ t_{DON} - t_{DOFF} $	-10	1	10	ns
Rise Time (10% to 90%) (Note 10)	t_{RISE}	$C_L = 200pF$	-	6	-	ns
		$C_L = 1500pF$	-	13	-	ns
		$C_L = 10000pF$	21	60	90	ns
Fall Time (90% to 10%) (Note 10)	t_{FALL}	$C_L = 200pF$	-	4.5	-	ns
		$C_L = 1500pF$	-	8	-	ns
		$C_L = 10000pF$	16	35	60	ns

Notes:

8. Typical values shown are not guaranteed.

9. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

10. Test applies only to packaged parts due to hardware limitations at wafer probe.

2.6 Timing Diagrams




Figure 3. Timing Diagram, OUTH and OUTL Tied Together




Figure 4. Peak Source/Sink Measurement

3. Typical Performance Curves

Unless otherwise noted, $V_{DD} = 4.5V, 13.2V, V_{SS} = V_{SSP} = 0V, C_{VDRV} = 4.7\mu F, V_{IH} = 5.0V, V_{IL} = 0V$, no load on OUTH/OUTL, $r_{OUTH} = r_{OUTL} = 0\Omega$.




Figure 5. V_{DRV} vs Temperature




Figure 6. V_{DRV} vs Temperature




Figure 7. V_{DRV} Undervoltage Lockout Threshold




Figure 8. V_{DRV} Short-Circuit Current vs Temperature




Figure 9. Input Propagation Delay vs Temperature




Figure 10. Input Propagation Delay

Unless otherwise noted, $V_{DD} = 4.5V, 13.2V, V_{SS} = V_{SSP} = 0V, C_{VDRV} = 4.7\mu F, V_{IH} = 5.0V, V_{IL} = 0V$, no load on OUTH/OUTL, $r_{OUTH} = r_{OUTL} = 0\Omega$. **(Continued)**




Figure 11. Input Bar Propagation Delay vs Temperature




Figure 12. Input Bar Propagation Delay




Figure 13. Input Logic Threshold vs Temperature




Figure 14. Output Rise Times vs Temperature




Figure 15. Output Fall Times vs Temperature




Figure 16. Quiescent Supply Current vs Temperature

Unless otherwise noted, $V_{DD} = 4.5V, 13.2V$, $V_{SS} = V_{SSP} = 0V$, $C_{VDRV} = 4.7\mu F$, $V_{IH} = 5.0V$, $V_{IL} = 0V$, no load on OUTH/OUTL, $r_{OUTH} = r_{OUTL} = 0\Omega$. **(Continued)**




Figure 17. Operating Supply Current

4. Functional Description

4.1 Gate Drive for Enhancement N-Channel GaN FETs

New technologies based on wide-band gap semiconductors produce High Electron Mobility Transistors (HEMT). An example of a HEMT is the GaN based power transistors such as the EPC2019 and EPC2022, which offer very low $r_{DS(ON)}$ and gate charge (Qg). These attributes make the devices capable of supporting very high switching frequency operation without suffering significant efficiency loss. However, GaN power FETs have special gate drive requirements that the ISL71040M is specifically designed to address.

The following are key properties of a gate driver for GaN FETs:

- Gate drive signals need to be sufficiently higher than the V_{GS} threshold specified in GaN FET datasheets for proper operation
- A well regulated gate drive voltage keeps the V_{GS} lower than the specified absolute maximum level of 6V
- Split pull-up and pull-down gate connections add series gate resistors to independently adjust turn-on and turn-off speed without the need for a series diode with a voltage drop that may cause an insufficient gate drive voltage
- Driver pull-down resistance $<0.5\Omega$ (typical) eliminates undesired Miller turn-on
- High current source/sink capability and low propagation delay achieves high switching frequency operation

4.2 Functional Overview

The ISL71040M is a single channel high speed enhancement mode GaN FET low-side driver for isolated power supplies and Synchronous Rectifier (SR) applications.

The ISL71040M has a wide operating supply range of 4.5V to 13.2V. The gate drive voltage is generated from an internal linear regulator to keep the gate-to-source voltage below the absolute maximum level of 6V for the EPC2019 and EPC2022 GaN FET devices.

The input stage can handle inputs to the 14.7V independent of V_{DD} and has both inverting and non-inverting inputs. The split output stage can source and sink high currents and allows for independent tuning of the turn-on and turn-off times. The typical propagation delay of 40ns enables high switching frequency operation.

5. Applications Information

5.1 Undervoltage Lockout

The VDD pin accepts a recommended supply voltage range of 4.5V to 13.2V and is the input to the internal linear regulator. VDRV is the output of the regulator and is equal to 4.5V. VDRV provides the bias for all internal circuitry and the gate drive voltage for the output stage.

An UVLO circuitry monitors the voltage on VDRV and is designed to prevent unexpected glitches when VDD is being turned on or turned off. When $VDRV < \sim 1V$, an internal 500 Ω resistor connected between OUTL and ground helps keep the gate voltage close to ground. When $\sim 1.2V < VDRV < UVLO$, OUTL is driven low while ignoring the logic inputs, and OUTH is in a high impedance state. The low state has the same current sinking capacity as during normal operation. This ensures that the driven FETs are held off even if there is a switching voltage on the drains that can inject charge into the gates from the Miller capacitance.

When $VDRV > UVLO$, the output starts to respond to the logic inputs following the next rising edge on IN or falling edge on INB. In the non-inverting operation (PWM signal applied to the IN pin) the output is in phase with the input. In the inverting operation (PWM signal applied to the INB pin), the output is out of phase with the input.

For the negative transition of V_{DD} through the UV lockout voltage, when $VDRV < \sim 3.7V_{DC}$, the OUTL is active low and OUTH is high impedance, regardless of the input logic states.

5.2 Input Stage

The ISL71040M input thresholds are based on a TTL and CMOS compatible input threshold logic that is independent of the supply voltage. With typical high threshold = 1.7V and typical low threshold = 1.4V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3V and 5V power controllers.

The ISL71040M offers both inverting and non-inverting inputs. The state of the output pin is dependent on the bias on both input pins. [Table 1](#) summarizes the inputs to output relation.

Table 1. Truth Table

IN	INB	OUT	OUTH	OUTL
0	0	0	Hi-Z	0
0	1	0	Hi-Z	0
1	0	1	1	Hi-Z
1	1	0	Hi-Z	0

Note:

11. OUT is the combination of OUTH and OUTL connected together. Hi-Z represents a high impedance state.

As a protection mechanism, if any of the input pins are left in a floating condition, OUTL is held in the low state and OUTH is high impedance. This state is achieved using a 300k Ω pull-up resistor on the INB pin to VDD and a 300k Ω pull-down resistor on the IN pin to VSS. For proper operation in non-inverting applications, connect INB to VSS. For proper operation in inverting applications, connect IN to VDD.

5.3 Enable Function

Use the unused input pin to enable and disable the ISL71040M. The following guidelines describe how to implement the enable/disable function:

- In a non-inverting configuration, the INB pin can be used to implement the enable/disable function. OUT is enabled when INB is biased low, acting as an active low enable pin.
- In an inverting configuration, the IN pin can be used to implement the enable and disable function. OUT is enabled when IN is biased high, acting as an active high enable pin.

5.4 Driver Power Dissipation

The ISL71040M power dissipation is dominated by the losses associated with the gate charge of the driven bridge FETs and the switching frequency. The internal bias current also contributes to the total dissipation but is usually not significant compared to the gate charge losses.

For example, the EPC2022 has a total gate charge of 13nC when $V_{DS} = 100V$ and $V_{GS} = 4.5V$. This is the charge that a driver must source to turn on the GaN FET and must sink to turn off the GaN FET.

Use [Equation 1](#) to calculate the power dissipation of the driver:

$$(EQ. 1) \quad P_D = 2 \cdot Q_c \cdot \text{freq} \cdot V_{GS} \cdot \frac{r_{\text{gate}}}{r_{\text{gate}} + r_{DS(ON)}} + I_{DD}(\text{freq}) \cdot V_{DD}$$

where:

freq = Switching frequency

$V_{GS} = V_{DRV}$ bias of the ISL71040M

Q_c = Gate charge for V_{GS}

$I_{DD}(\text{freq})$ = Bias current at the switching frequency

$r_{DS(ON)}$ = Driver ON-resistance

r_{gate} = External gate resistance (if any)

Note: The gate power dissipation is proportionally shared with the external gate resistor. Do not overlook the power dissipated by the external gate resistor.

5.5 PCB Layout Considerations

The ISL71040M AC performance depends significantly on the Printed Circuit Board (PCB) design. The following layout design guidelines are recommended to achieve optimum performance:

- Place the driver as close as possible to the driven power FET
- Understand where the switching power currents flow. The high amplitude di/dt currents of the driven power FET induce significant voltage transients on the associated traces
- Keep power loops as short as possible by paralleling the source and return traces
- Use planes where practical; they are usually more effective than parallel traces
- Avoid paralleling high amplitude di/dt traces with low level signal lines. High di/dt induces currents and consequently, noise voltages in the low level signal lines
- When practical, minimize impedances in low level signal circuits. The noise that is magnetically induced on a 10kΩ resistor is 10 times larger than the noise on a 1kΩ resistor
- Be aware of magnetic fields emanating from transformers and inductors. Gaps in the magnetic cores of these structures are especially bad for emitting flux
- If you must have traces close to magnetic devices, align the traces so that they are parallel to the flux lines to minimize coupling
- The use of low inductance components such as chip resistors and chip capacitors is highly recommended
- Use decoupling capacitors to reduce the influence of parasitic inductance in the VDRV, VDD, and GND leads. To be effective, these capacitors must also have the shortest possible conduction paths. If using vias, connect several paralleled vias to reduce the inductance of the vias
- It may be necessary to add resistance to dampen resonating parasitic circuits, especially on OUTH. If an external gate resistor is unacceptable, the layout must be improved to minimize lead inductance
- Keep high dv/dt nodes away from low level circuits. Guard banding can be used to shunt away dv/dt injected currents from sensitive circuits. This is especially true for control circuits that source the input signals to the ISL71040M

- Avoid placing a signal ground plane under a high amplitude dv/dt circuit. This injects di/dt currents into the signal ground paths
- Calculate power dissipation and voltage drop for the power traces. Many PCB/CAD programs have built-in tools for calculating trace resistance
- Large power components (such as power FETs, electrolytic caps, and power resistors) have internal parasitic inductance that cannot be eliminated
- If the circuits are simulated, consider including parasitic components, especially parasitic inductance
- The GaN FETs have a separate substrate connection that is internally tied to the source pin. The source and substrate should be at the same potential. Limit the inductance in the OUTH/L to Gate trace by keeping it as short and thick as possible




Figure 18. PCB Layout Recommendation

6. Radiation Tolerance

The ISL71040M is a radiation tolerant device for commercial space applications, Low Earth Orbits (LEO) applications, high altitude avionics, launch vehicles, and other harsh environments. This device's response to Total Ionizing Dose (TID) radiation effects, and Single Event Effects (SEE) has been measured, characterized, and reported in the following sections. However, TID performance is not guaranteed through radiation acceptance testing, nor is the SEE characterized performance guaranteed.

6.1 Total Ionizing Dose (TID) Testing

6.1.1 Introduction

Total dose testing of the ISL71040M proceeded in accordance with the guidelines of MIL-STD-883 Test Method 1019. The experimental matrix consisted of 24 samples irradiated under bias, as shown in [Table 2 on page 17](#), and 12 samples irradiated with all pins grounded (unbiased). [Figure 19](#) shows the bias configuration.




Figure 19. Irradiation Bias Configuration for the ISL71040M

Samples of the ISL71040M were drawn from fabrication lot 5V8PBA and were packaged in the production 8 Ld plastic TDFN, Package Outline Drawing (POD) L8.4x4B. The samples were screened to datasheet limits at room temperature only before irradiation.

Total dose irradiations were performed using a Hopewell Designs N40 panoramic vault-type low dose rate ^{60}Co irradiator located in the Renesas Palm Bay, Florida facility. The dose rate was $0.0089\text{rad}(\text{Si})/\text{s}$ ($8.9\text{mrad}(\text{Si})/\text{s}$). PbAl spectrum hardening filters were used to shield the test board and devices under test against low energy secondary gamma radiation.

Downpoints for the testing were $0\text{krad}(\text{Si})$, $10\text{krad}(\text{Si})$, $20\text{krad}(\text{Si})$, and $30\text{krad}(\text{Si})$. Following irradiation, the samples were subjected to a high temperature biased anneal for 168 hours at $+100^\circ\text{C}$.

All electrical testing was performed outside the irradiator using production Automated Test Equipment (ATE) with data logging of all parameters at each downpoint. All downpoint electrical testing was performed at room temperature.

6.1.2 Results

[Table 2](#) summarizes the attributes data. "Bin 1" indicates a device that passes all the datasheet specification limits.

Table 2. ISL71040M Total Dose Test Attributes Data

Dose Rate mrad(Si)/s	Bias	Sample Size	Downpoints	Bin 1/Rejects
8.9	Figure 19	24	Pre-Rad	0
			10krad(Si)	0
			20krad(Si)	0
			30krad(Si)	0
		12	Anneal	0
8.9	Grounded	24	Pre-Rad	0
			10krad(Si)	0
			20krad(Si)	0
			30krad(Si)	0
		12	Anneal	0

The plots in [Figure 20](#) through [27](#) show data for key parameters at all downpoints. The plots show the average as a function of total dose for each of the irradiation conditions; we chose to use the average because of the relatively large sample sizes. All parts showed excellent stability over irradiation.

[Table 3 on page 18](#) shows the average of other key parameters with respect to total dose in tabular form.

6.1.3 Typical Radiation Performance

$V_{DD} = 4.5V, 13.2V, V_{SS} = V_{SSP} = 0V, C_{VDRV} = 4.7\mu F, V_{IH} = 5.0V, V_{IL} = 0V,$ no load on OUTH/OUTL, $r_{OUTH} = r_{OUTL} = 0\Omega$




Figure 20. Quiescent Supply Current vs TID




Figure 21. Operating Supply Current vs TID




Figure 22. V_{DRV} Voltage vs TID ($V_{DD} = 4.5V$)




Figure 23. V_{DRV} Voltage vs TID ($V_{DD} = 13.2V$)

$V_{DD} = 4.5V, 13.2V, V_{SS} = V_{SSP} = 0V, C_{VDRV} = 4.7\mu F, V_{IH} = 5.0V, V_{IL} = 0V$, no load on OUTH/OUTL, $r_{OUTH} = r_{OUTL} = 0\Omega$ (Continued)




Figure 24. V_{IH}/V_{IL} Level vs TID ($V_{DD} = 4.5V$)




Figure 25. V_{IH}/V_{IL} Level vs TID ($V_{DD} = 13.2V$)




Figure 26. t_{ON} vs TID




Figure 27. t_{OFF} vs TID

Table 3. ISL71040M Response of Key Parameters vs TID ($V_{DD} = 12V$)

Test Parameter Name and Conditions	Symbol	Irradiation Conditions	Pre-Rad Value	10krad(Si)	20krad(Si)	30krad(Si)	Post Anneal	Unit
Quiescent Supply Current	I_{DDQ}	Bias	1.40	1.47	1.47	1.46	1.46	mA
		Ground	1.39	1.48	1.47	1.47	1.47	
		Limit -	0.10	0.10	0.10	0.10	0.10	
		Limit +	2.70	2.70	2.70	2.70	2.70	
Operating Supply Current	I_{DDO}	Bias	6.54	6.76	6.69	6.70	6.67	mA
		Ground	6.53	6.79	6.71	6.72	6.68	
		Limit -	1.00	1.00	1.00	1.00	1.00	
		Limit +	13.00	13.00	13.00	13.00	13.00	
Gate Drive Voltage (4.5V)	V_{DRV}	Bias	4.44	4.44	4.44	4.44	4.44	V
		Ground	4.44	4.44	4.44	4.44	4.44	
		Limit -	4.29	4.29	4.29	4.29	4.29	
		Limit +	4.59	4.59	4.59	4.59	4.59	
Gate Drive Voltage (13.2V)	V_{DRV}	Bias	4.57	4.58	4.58	4.57	4.57	V
		Ground	4.57	4.58	4.58	4.58	4.58	
		Limit -	4.34	4.34	4.34	4.34	4.34	
		Limit +	4.76	4.76	4.76	4.76	4.76	

Table 3. ISL71040M Response of Key Parameters vs TID ($V_{DD} = 12V$) (Continued)

Test Parameter Name and Conditions	Symbol	Irradiation Conditions	Pre-Rad Value	10krad(Si)	20krad(Si)	30krad(Si)	Post Anneal	Unit
Input V_{IH}/V_{IL} Level (4.5V)	V_{IH}/V_{IL}	Bias	1.65	1.66	1.66	1.66	1.66	V
		Ground	1.65	1.66	1.66	1.66	1.65	
		Limit -	1.00	1.00	1.00	1.00	1.00	
		Limit +	2.00	2.00	2.00	2.00	2.00	
Input V_{IH}/V_{IL} Level (13.2V)	V_{IH}/V_{IL}	Bias	1.66	1.68	1.67	1.67	1.67	V
		Ground	1.67	1.68	1.67	1.67	1.67	
		Limit -	1.00	1.00	1.00	1.00	1.00	
		Limit +	2.00	2.00	2.00	2.00	2.00	
Turn-On Propagation Delay	t_{DON}	Bias	39.78	39.18	38.87	39.36	39.76	ns
		Ground	40.23	38.74	38.45	38.95	39.31	
		Limit -	15.00	15.00	15.00	15.00	15.00	
		Limit +	65.00	65.00	65.00	65.00	65.00	
Turn-Off Propagation Delay	t_{DOFF}	Bias	40.79	40.10	40.29	40.64	40.66	ns
		Ground	41.31	39.64	39.76	40.02	40.09	
		Limit -	15.00	15.00	15.00	15.00	15.00	
		Limit +	65.00	65.00	65.00	65.00	65.00	

6.2 Single Event Effects Testing

The intense proton and heavy ion environment encountered in space applications can cause a variety of Single-Event Effects (SEE) in electronic circuitry, including Single Event Upset (SEU), Single Event Transient (SET), Single Event Functional Interrupt (SEFI), Single Event Gate Rupture (SEGR), and Single Event Burnout (SEB). SEE can lead to system-level performance issues including disruption, degradation, and destruction. For predictable and reliable space system operation, individual electronic components should be characterized to determine their SEE response. This report discusses the results of SEE testing performed on the ISL71040M Low-Side GaN FET Driver.

6.2.1 SEE Test Facility

Testing was performed at the Texas A&M University (TAMU) Radiation Effects Facility of the Cyclotron Institute heavy ion facility. This facility is coupled to a K500 super-conducting cyclotron that is capable of generating a wide range of particle beams with the various energy, flux, and fluence levels needed for advanced radiation testing. Further details on the test facility can be found at their [website](#). The Devices Under Test (DUTs) were located in air at 30mm - 50mm from the Aramica window for the ion beam. Ion LET values are quoted at the DUT surface. Signals were communicated to and from the DUT test fixture through 20ft cables connecting to the control room. The testing reported here was conducted on December 5, 2018.

6.2.2 SEE Test Setup

SEE testing was carried out with the samples in an active configuration. [Figure 28 on page 20](#) shows the ISL71040M SEE test fixture schematic. Four units were mounted on every test board so that four units could be simultaneously irradiated and tested.

To test the ISL71040M for damaging SEE (collectively termed SEB), the part was placed in an operating condition with the input signal, IN, driven by a 500kHz square wave switching between GND and 10V. The INB terminal was tied to GND and the output was loaded with $C_{OUT} = 10nF$. The parameters monitored before and after irradiation to check for SEB were operating I_{DD} at the 500kHz input to IN, static I_{DD} at IN = 1.00V, static I_{DD} at IN = 2.0V, I_{IN} at IN = 0V, I_{IN} at IN = 13.2V, V_{OUT} at IN = 1.00V, and V_{OUT} at IN = 2.0V. V_{DD} was set to levels of 14.7V and 16.5V during the irradiation.




Figure 28. Simplified SEE Setup

The SET behavior of the ISL71040M was tested in both static and dynamic input cases. The COUT was removed to speed up the VOUT response, and only the cable capacitance of about 700pF loaded the output. The INB input was tied to GND. In the static testing, IN was alternately set to 1.00V (V_{IL}) and 2.0V (V_{IH}) to provide the minimum noise margin on the input. The output, VOUT, was monitored by an oscilloscope and triggered a capture whenever VOUT traversed 2.0V. VDRV was also captured in an SET event. The captures encompassed a time of -2µs to +18µs from the trigger point. During the dynamic testing IN was provided a 500kHz signal with a GND to 4V swing. In this case VOUT was monitored and captures were triggered on ±20ns deviation from the nominal 1µs pulse width. VDRV was also captured for any SET, and the capture time was -2µs to +18µs from the trigger time.

6.2.3 SEB/SEL Results

Destructive SEE (SEB) testing of the ISL71040M proceeded with varying V_{DD} (14.7V and 16.5V) and checking the operating parameters (dynamic I_{DD} at 500kHz into 10nF, static I_{DD} at IN = 1.00V, I_{DD} at IN = 2.0V, I_{IN} at IN = 0V, I_{IN} at IN = 13.2V, V_{OUT} at IN = 1.00V, V_{OUT} at IN = 2.0V) before and after irradiation to identify any damaging effects. Irradiation was done with silver (Ag) at normal incidence for LET at the die surface (after an Aramica window and a 30mm air gap) of 43 MeV•cm²/mg to a fluence of 1x10⁷ ion/cm² at a flux of 5x10⁴ ion/(cm² • s) and at a case temperature of 125°C ±10°C.

Although testing was also done at V_{DD} = 14.7V, only the results at V_{DD} = 16.5V are presented in Table 4. The results at the lower voltage are not shown because they were similarly unchanging and add no new information.

Table 4. ISL71040M SEB/L Results (V_{DD} = 16.5V, LET = 43MeV • cm²/mg at 1x10⁷ions/cm², T_{CASE} = 125°C ±10°C)

V _{DD} = 16.5V		I _{DD} at 500kHz (mA)	I _{IN} at IN = 0V (nA)	I _{IN} at IN = 13.2V (µA)	I _{DD} at IN = 1.0V (mA)	V _{OUT} at IN = 1.0V (µV)	I _{DD} at IN = 2.0V (mA)	V _{OUT} at IN = 2.0V (V)
DUT1	Pre	31.0	0.15	71	1.80	87	10.7	4.58
	Post	30.2	0.18	71	1.80	78	10.7	4.58
	Delta	-2.5%	20.0%	0.0%	0.0%	-10.3%	0.4%	0.0%
DUT2	Pre	31.3	0.21	70	1.78	89	10.6	4.58
	Post	30.6	0.22	69	1.78	82	10.7	4.58
	Delta	-2.1%	4.8%	-1.4%	0.0%	-7.9%	0.4%	0.0%

Table 4. ISL71040M SEB/L Results ($V_{DD} = 16.5V$, $LET = 43MeV \cdot cm^2/mg$ at 1×10^7 ions/cm², $T_{CASE} = 125^\circ C \pm 10^\circ C$) (Continued)

$V_{DD} = 16.5V$		I_{DD} at 500kHz (mA)	I_{IN} at IN = 0V (nA)	I_{IN} at IN = 13.2V (μA)	I_{DD} at IN = 1.0V (mA)	V_{OUT} at IN = 1.0V (μV)	I_{DD} at IN = 2.0V (mA)	V_{OUT} at IN = 2.0V (V)
DUT3	Pre	31.0	0.19	69	1.77	94	10.5	4.57
	Post	30.4	0.21	69	1.77	85	10.5	4.57
	Delta	-1.9%	10.5%	0.0%	0.0%	-9.6%	0.2%	0.0%
DUT4	Pre	32.0	0.23	69	1.79	80	10.5	4.59
	Post	31.5	0.22	69	1.79	74	10.5	4.59
	Delta	-1.5%	-4.3%	0.0%	0.0%	-7.5%	0.3%	0.0%

The data presented in [Table 4](#) supports the conclusion that the ISL71040M is immune to damaging SEE for operation at $V_{DD} = 16.5V$ and case temperature of $125^\circ C$ when irradiated with ions of $LET 43MeV \cdot cm^2/mg$ at normal incidence. All of the monitored parameters exhibited variations within the reasonable accuracy of the measurements.

6.2.4 SET Results

The first ISL71040M SET test looked for the occurrence of V_{OUT} deviations from a static output level. The test looked for V_{OUT} transitioning through 2V for both IN = 1.00V and IN = 2.00V. Tests were run for both $V_{DD} = 4.5V$ and $V_{DD} = 13.2V$. No static SET were captured for any of the four DUTs tested in all four of the static conditions. With four parts each irradiated to 1×10^7 ion/cm² at an LET of $43MeV \cdot cm^2/mg$ and $25^\circ C$, this put an upper bound on the cross section for a static SET at $2.5 \times 10^{-8} cm^2$.

The next SET testing looked for $\pm 20ns$ perturbations on a 500kHz signal at the output. Both supply voltages, 4.5V and 13.2V, were tested. At testing with $43MeV \cdot cm^2/mg$ silver ions, a small number of dynamic SET were found at the 13.2V bias. [Table 5](#) shows the results for this dynamic testing. The six SET captured spanned the pulse width deviation from the nominal $1\mu s$ of $-26ns$ to $+17ns$.

Table 5. ISL71040M $\pm 20ns$ Perturbation Counts on a 500kHz Square Wave and Cross Sections for Normal Incidence Ions at $43MeV \cdot cm^2/mg$ at $25^\circ C$

$43 MeV \cdot cm^2/mg$	$\pm 20ns$ SET Counts for 500kHz				Average Cross Section (cm^2)
	DUT1	DUT2	DUT3	DUT4	
$V_{DD} = 4.5V$	0	0	0	0	$< 2.5 \times 10^{-8}$
$V_{DD} = 13.2V$	1	4	0	1	1.5×10^{-7}

6.2.5 SET Discussion and Conclusions

The ISL71040M was found to be immune to damaging SEE when run at $V_{DD} = 16.5V$ and a case temperature of $125^\circ C \pm 10^\circ C$ with a 500kHz signal being driven into a 10nF load capacitance and irradiated with normal silver ions for a surface LET of $43 MeV \cdot cm^2/mg$. Four parts irradiated to 1×10^7 ion/cm² each showed no fundamental changes in the seven monitor parameters as presented in [Table 4 on page 20](#).

The ISL71040M exhibited no static output upsets through 2V at either $V_{DD} = 4.5V$ or $V_{DD} = 13.2V$, or the input at either IN = 1.00V (V_{IL}) or IN = 2.00V (V_{IH}). The irradiations to 1×10^7 ion/cm² were done with normal silver for a surface LET of $43MeV \cdot cm^2/mg$ at a case temperature of approximately $25^\circ C$.

For dynamic SET defined as a $\pm 20ns$ perturbation in pulse width for a 50% duty cycle 500kHz signal, a very small cross section ($\leq 1.5 \times 10^{-7} cm^2$ as reported in [Table 5 on page 21](#)) was found for the ISL71040M. This was determined for 1×10^7 ion/cm² on each of four parts irradiated with normal incidence silver for LET of $43MeV \cdot cm^2/mg$. As with the static SET testing V_{DD} was set to both $V_{DD} = 4.5V$ and $V_{DD} = 13.2V$ with the larger value yielding all the SET recorded. The six captured dynamic SET represented deviations of the pulse width from the nominal $1\mu s$ spanning $-26ns$ to $+18ns$.






7. Revision History

Rev.	Date	Description
1.00	Feb 21, 2019	Initial release.

8. Package Outline Drawing

For the most recent package outline drawing, see [L8.4x4B](#).

L8.4x4B
 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE (TDFN)
 Rev 0, 05/16



NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
3. Dimension applies to the metallized terminal and is measured between 0.015mm and 0.30mm from the terminal tip.
4. Tiebar shown (if present) is a non-functional feature, and may be located on any of the 4 sides (or ends).
5. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.