ISL705xRH, ISL705xEH, ISL706xRH, ISL706xEH, ISL735xEH, ISL736xEH

Radiation Hardened, 5.0V/3.3V µ-Processor Supervisory Circuits

The devices in this family (ISL705AEH, ISL705BEH, ISL705CEH, ISL705ARH, ISL705BRH, ISL705CRH, ISL706AEH, ISL706BEH, ISL706CEH, ISL706ARH, ISL706BRH, ISL706CRH, ISL735AEH, ISL735BEH, ISL735CEH, ISL736AEH, ISL736BEH, ISL736CEH) are radiation hardened 5.0V/3.3V supervisory circuits that reduce the complexity required to monitor supply voltages in microprocessor systems. These devices significantly improve accuracy and reliability relative to discrete solutions. Each IC provides four key functions.

- A reset output during power-up, power-down, and brownout conditions.
- An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6s.
- A precision threshold detector for monitoring a power supply other than V_{DD}.
- An active-low, manual-reset input.

Applications

- Supervisor for µ-processors, µ-controllers, FPGAs, and DSPs
- Critical power supply monitoring
- Reliable replacement of discrete solutions

Features

- Electrically screened to SMD 5962-11213
- QML qualified per MIL-PRF-38535 requirements
- Radiation acceptance testing - ISL705xRH, ISL706xRH
  - High dose rate . . . . 100krad(Si)
- Radiation acceptance testing - ISL705xEH, ISL706xEH
  - High dose rate . . . . 100krad(Si)
  - Low dose rate . . . . .50krad(Si)
- Radiation acceptance testing - ISL735xEH, ISL736xEH
  - Low dose rate (EH) . . . . .50krad(Si)
- SEE hardness (see SEE report for details)
  - SEL/SEB LET$_{TH}$. . . . . 86MeV•cm^2/mg
- Precision supply voltage monitor
  - 4.65V threshold in the ISL7x5AxH/BxH/CxH
  - 3.08V threshold in the ISL7x6AxH/BxH/CxH
- 200ms (typical) reset pulse width
  - Active high, active low, and open-drain options
- Independent watchdog timer with 1.6s (typical) timeout
- Precision threshold detector
  - 1.25V threshold in the ISL7x5AxH/BxH/CxH
  - 0.6V threshold in the ISL7x6AxH/BxH/CxH
- Debounced TTL/CMOS compatible manual-reset input
- Reset output valid at V_{DD} = 1.2V


FIGURE 1. TYPICAL APPLICATION

FIGURE 2. PRECISION THRESHOLD DETECTOR TEMPERATURE CHARACTERISTICS CURVE

Table of Contents

Functional Block Diagrams


FIGURE 3A. ISL7x5AxH, ISL7x6AxH

FIGURE 3B. ISL7x5BxH, ISL7x6BxH

FIGURE 3C. ISL7x5CxH, ISL7x6CxH

FIGURE 3. FUNCTIONAL BLOCK DIAGRAMS

Ordering Information

ORDERING SMD NUMBER (Note 1)	PART NUMBER (Note 2)	RADIATION HARDNESS (Total Ionizing Dose)	PACKAGE DESCRIPTION (RoHS COMPLIANT)	PKG. DWG. #	TEMP RANGE
5962R1121307VXC	ISL705AEHVF	HDR to 100krad(Si), LDR to 50krad(Si)	8 Ld Flatpack	K8.A	-55 to +125°C
5962R1121307V9A	ISL705AEHVX (Note 3)		Die	N/A	
N/A	ISL705ARHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL705ARHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962R1121301QXC	ISL705ARHQF	HDR to 100krad(Si)	8 Ld Flatpack	K8.A	
5962R1121301VXC	ISL705ARHVF		8 Ld Flatpack	K8.A	
5962R1121301V9A	ISL705ARHVX (Note 3)		Die	N/A	
5962R1121308VXC	ISL705BEHVF	HDR to 100krad(Si), LDR to 50krad(Si)	8 Ld Flatpack	K8.A	
5962R1121308V9A	ISL705BEHVX (Note 3)		Die	N/A	
N/A	ISL705BRHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL705BRHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962R1121302QXC	ISL705BRHQF	HDR to 100krad(Si)	8 Ld Flatpack	K8.A	
5962R1121302VXC	ISL705BRHVF		8 Ld Flatpack	K8.A	
5962R1121302V9A	ISL705BRHVX (Note 3)		Die	N/A	
5962R1121309VXC	ISL705CEHVF	HDR to 100krad(Si), LDR to 50krad(Si)	8 Ld Flatpack	K8.A	
5962R1121309V9A	ISL705CEHVX (Note 3)		Die	N/A	
N/A	ISL705CRHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL705CRHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962R1121303QXC	ISL705CRHQF	HDR to 100krad(Si)	8 Ld Flapack	K8.A	
5962R1121303VXC	ISL705CRHVF		8 Ld Flatpack	K8.A	
5962R1121303V9A	ISL705CRHVX (Note 3)		Die	N/A	
5962R1121310VXC	ISL706AEHVF	HDR to 100krad(Si), LDR to 50krad(Si)	8 Ld Flatpack	K8.A	
5962R1121310V9A	ISL706AEHVX (Note 3)		Die	N/A	

intersil

Ordering Information (Continued)

| ORDERING SMD NUMBER (Note 1)	PART NUMBER (Note 2)	RADIATION HARDNESS (Total Ionizing Dose)	PACKAGE DESCRIPTION (RoHS COMPLIANT)	PKG. DWG. #	TEMP RANGE
N/A	ISL706ARHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	-55 to +125°C
N/A	ISL706ARHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962R1121304QXC	ISL706ARHQF	HDR to 100krad(Si)	8 Ld Flapack	K8.A	
5962R1121304VXC	ISL706ARHVF		8 Ld Flatpack	K8.A	
5962R1121304V9A	ISL706ARHVX (Note 3)		Die	N/A	
5962R1121311VXC	ISL706BEHVF	HDR to 100krad(Si), LDR to 50krad(Si)	8 Ld Flatpack	K8.A	
5962R1121311V9A	ISL706BEHVX(Note 3)		Die	N/A	
N/A	ISL706BRHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL706BRHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962R1121305QXC	ISL706BRHQF	HDR to 100krad(Si)	8 Ld Flatpack	K8.A	
5962R1121305VXC	ISL706BRHVF		8 Ld Flatpack	K8.A	
5962R1121305V9A	ISL706BRHVX (Note 3)		Die	N/A	
5962R1121312VXC	ISL706CEHVF	HDR to 100krad(Si), LDR to 50krad(Si)	8 Ld Flatpack	K8.A	
5962R1121312V9A	ISL706CEHVX (Note 3)		Die	N/A	
N/A	ISL706CRHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL706CRHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962R1121306QXC	ISL706CRHQF	HDR to 100krad(Si)	8 Ld Flatpack	K8.A	
5962R1121306VXC	ISL706CRHVF		8 Ld Flatpack	K8.A	
5962R1121306V9A	ISL706CRHVX(Note 3)		Die	N/A	
5962L1121317V9A	ISL735AEHVX(Note 3)	LDR to 50krad(Si)	Die	N/A	
5962L1121317VXC	ISL735AEHVF		8 Ld Flatpack	K8.A	
N/A	ISL735AEHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL735AEHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962L1121318V9A	ISL735BEHVX(Note 3)	LDR to 50krad(Si)	Die	N/A	
5962L1121318VXC	ISL735BEHVF		8 Ld Flatpack	K8.A	
N/A	ISL735BEHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL735BEHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962L1121319V9A	ISL735CEHVX(Note 3)	LDR to 50krad(Si)	Die	N/A	
5962L1121319VXC	ISL735CEHVF		8 Ld Flatpack	K8.A	
N/A	ISL735CEHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL735CEHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962L1121320V9A	ISL736AEHVX(Note 3)	LDR to 50krad(Si)	Die	N/A	
5962L1121320VXC	ISL736AEHVF		8 Ld Flatpack	K8.A	
N/A	ISL736AEHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL736AEHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
5962L1121321V9A	ISL736BEHVX(Note 3)	LDR to 50krad(Si)	Die	N/A	
5962L1121321VXC	ISL736BEHVF		8 Ld Flatpack	K8.A	
N/A	ISL736BEHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	

Ordering Information (Continued)

ORDERING SMD NUMBER (Note 1)	PART NUMBER (Note 2)	RADIATION HARDNESS (Total Ionizing Dose)	PACKAGE DESCRIPTION (RoHS COMPLIANT)	PKG. DWG. #	TEMP RANGE
N/A	ISL736BEHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	-55 to +125°C
5962L1121322V9A	ISL736CEHVX(Note 3)	LDR to 50krad(Si)	Die	N/A	
5962L1121322VXC	ISL736CEHVF		8 Ld Flatpack	K8.A	
N/A	ISL736CEHF/PROTO (Note 4)	N/A	8 Ld Flatpack	K8.A	
N/A	ISL736CEHX/SAMPLE (Notes 3, 4)	N/A	Die	N/A	
N/A	ISL705XRHEVAL1Z (Note 5)	ISL705XRH Evaluation Board			
N/A	ISL706XRHEVAL1Z (Note 5)	ISL706XRH Evaluation Board			

NOTE:
1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
2. These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
3. Die product tested at TA = + 25°C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in "Electrical Specifications" on page 8.
4. The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.
5. Evaluation board uses the /PROTO parts. The /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

Pin Configurations

ISL7X5AxH, ISL7X6AxH
(8 LD FLATPACK)
TOP VIEW

$\overline{MR}$	1	8	$\overline{WDO}$
V_{DD}	2	7	$\overline{RST}$
GND	3	6	WDI
PFI	4	5	$\overline{PFO}$

ISL7X5BxH, ISL7X6BxH
(8 LD FLATPACK)
TOP VIEW

$\overline{MR}$	1	8	$\overline{WDO}$
V_{DD}	2	7	RST
GND	3	6	WDI
PFI	4	5	$\overline{PFO}$

ISL7X5CxH, ISL7X6CxH
(8 LD FLATPACK)
TOP VIEW

$\overline{MR}$	1	8	$\overline{WDO}$
V_{DD}	2	7	$\overline{RST\_OD}$
GND	3	6	WDI
PFI	4	5	$\overline{PFO}$

Pin Descriptions

ISL7x5AxH ISL7x6AxH	ISL7x5BxH ISL7x6BxH	ISL7x5CxH ISL7x6CxH	PIN NAME	DESCRIPTION
1	1	1	$\overline{MR}$	**Manual Reset.** $\overline{MR}$ is an active-low, debounced, TTL/CMOS compatible input that can be used to trigger a reset pulse.
2	2	2	V_{DD}	**Power Supply.** V_{DD} is a supply voltage input that provides power to all internal circuitry. This input is also monitored and used to trigger a reset pulse. Reset is guaranteed operable after V_{DD} rises above 1.2V.
3	3	3	GND	**Ground.** GND is a supply voltage return for all internal circuitry. This return establishes the reference level for voltage detection and should be connected to signal ground.
4	4	4	PFI	**Power Fail Input.** PFI is an input to a threshold detector, which can be used to monitor another supply voltage level. The threshold of the detector (V_{PFI}) is 1.25V in the ISL7x5AxH/BxH/CxH and 0.6V in the ISL7x6AxH/BxH/CxH. The PFI/PFO circuit is active when $V_{DD} \geq$ 1V and is inactive with PFO pulled to ground when $V_{DD} \leq$ 0.7V.

Pin Descriptions (Continued)

| ISL7x5AxH ISL7x6AxH	ISL7x5BxH ISL7x6BxH	ISL7x5CxH ISL7x6CxH	PIN NAME	DESCRIPTION
5	5	5	$\overline{PFO}$	**Power Fail Output.** $\overline{PFO}$ is an active-low, push-pull output of a threshold detector that indicates the voltage at the PFI pin is less than V_{PFI}.
6	6	6	WDI	**Watchdog Input.** WDI is a tri-state input that monitors microprocessor activity. If the microprocessor does not toggle WDI within 1.6s and WDI is not tri-stated, $\overline{WDO}$ goes low. As long as reset is asserted or WDI is tri-stated, the watchdog timer will stay cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer will start counting. Floating WDI or connecting WDI to a high impedance tri-state buffer disables the watchdog feature.
7	-	-	$\overline{RST}$	**Reset.** $\overline{RST}$ is an active-low, push-pull output that is guaranteed to be low after V_{DD} reaches 1.2V. As V_{DD} rises, $\overline{RST}$ stays low. When V_{DD} rises above a 4.65V (ISL7x5AxH/BxH/CxH) or 3.08V (ISL7x6AxH/BxH/CxH) reset threshold, an internal timer releases $\overline{RST}$ after about 200ms. $\overline{RST}$ pulses low whenever V_{DD} goes below the reset threshold. If a brownout condition occurs in the middle of a previously initiated reset pulse, the pulse will continue for at least 140ms. On power-down, after V_{DD} falls below the reset threshold, $\overline{RST}$ goes low and is guaranteed low until V_{DD} drops below 1.2V.
-	7	-	RST	**Reset.** RST is an active-high, push-pull output. RST is the inverse of $\overline{RST}$.
-	-	7	$\overline{RST\_OD}$	**Reset.** $\overline{RST\_OD}$ is an active-low, open-drain output that goes low when reset is asserted. This pin can be pulled up to V_{DD} with a resistor consistent with the sink and leakage current specifications of the output. Behavior is otherwise identical to the $\overline{RST}$ pin.
8	8	8	$\overline{WDO}$	**Watchdog Output.** $\overline{WDO}$ is an active-low, push-pull output that goes low if the microprocessor does not toggle WDI within 1.6s and WDI is not tri-stated. $\overline{WDO}$ is usually connected to the non-maskable interrupt input of a microprocessor. When V_{DD} drops below the reset threshold, $\overline{WDO}$ will go low whether or not the watchdog timer has timed out. Reset is simultaneously asserted, thus preventing an interrupt. Since floating WDI disables the internal timer, $\overline{WDO}$ goes low only when V_{DD} drops below the reset threshold, thus functioning as a low line output. The Watch Dog function is overridden and inactive when Reset is active. Please refer to Figure 14.

Timing Diagrams

FIGURE 4. RST, $\overline{RST}$, $\overline{MR}$ TIMING DIAGRAM

Timing Diagrams (Continued)

FIGURE 5. WATCHDOG TIMING DIAGRAM

Absolute Maximum Ratings

Supply Voltage Range . . . . -0.3V to 6.5V
Voltage on All Other Inputs . . . . -0.3V to V_{DD} + 0.3V
ESD Rating
   Human Body Model (Tested per MIL-PRF-883 3015.7). 3.0kV
   Machine Model (Tested per JESD22-A115C) 300V
   Charged Device Model (Tested per JESD22-C110D) 1.0kV
Latch-Up (Tested per JESD-78C) . . . . Class 2, Level A

Thermal Information

Thermal Resistance (Typical) θ_{JA} (°C/W) θ_{JC} (°C/W)
   8 Ld Flatpack Package (Notes 6, 7).   140   15
Maximum Junction Temperature . . . .+175°C
Storage Temperature Range. . . . .-65°C to +150°C

Recommended Operating Conditions

Temperature . . . .-55°C to +125°C
Supply Voltage
   ISL7x5AxH/BxH/CxH . . . . 4.75V to 5.5V
   ISL7x6AxH/BxH/CxH . . . . 3.15V to 3.6V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

6. θ_{JA} is measured with the component mounted on a low-effective thermal conductivity test board in free air. See TB379 for details.

7. For θ_{JC}, the "case temp" location is the center of the package underside.

Electrical Specifications

Unless otherwise specified V_{DD} = 4.75V to 5.5V for the ISL7x5AxH/BxH/CxH, V_{DD} = 3.15V to 3.6V for the ISL7x6AxH/BxH/CxH, T_A = -55°C to +125°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C; over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNIT
POWER SUPPLY SECTION						
Operating Supply Voltage (Note 10)	V_{DD}	ISL7x5AxH/BxH/CxH	**1.2**	5.0	**5.5**	V
		ISL7x6AxH/BxH/CxH	**1.2**	3.3	**3.6**	V
Operating Supply Current	I_{DD}	ISL7x5AxH/BxH/CxH			**530**	µA
		ISL7x6AxH/BxH/CxH			**400**	µA
RESET SECTION						
Reset Threshold Voltage	V_{RST}	ISL7x5AxH/BxH/CxH	**4.50**	4.65	**4.75**	V
		ISL7x6AxH/BxH/CxH	**3.00**	3.08	**3.15**	V
Reset Threshold Voltage Hysteresis	V_{HYS}	ISL7x5AxH/BxH/CxH	**20**	40		mV
		ISL7x6AxH/BxH/CxH	**20**	30		mV
Reset Pulse Width	t_{RST}		**140**	200	**280**	ms
Reset Output Voltage	V_{OUT}	ISL7x5AxH/BxH, I_{SOURCE} = 800µA	V_{DD} - 1.5			V
		ISL7x5AxH/BxH/CxH, I_{SINK} = 3.2mA			0.4	V
		ISL7x6AxH/BxH, I_{SOURCE} = 500µA	0.8 x V_{DD}			V
		ISL7x6AxH/BxH/CxH, I_{SINK} = 1.2mA			0.3	V
		ISL7xXAxH/CxH, V_{DD} = 1.2V, I_{SINK} = 100µA			0.3	V
		ISL7xXBxH, V_{DD} = 1.2V, I_{SOURCE} = 4µA	0.9			V
Reset Output Leakage Current	I_{LEAK}	ISL7x5CxH, V_{OUT} = V_{DD}			**1**	µA
		ISL7x6CxH, V_{OUT} = V_{DD}			**1**	µA

Electrical Specifications

Unless otherwise specified V_{DD} = 4.75V to 5.5V for the ISL7x5AxH/BxH/CxH, V_{DD} = 3.15V to 3.6V for the ISL7x6AxH/BxH/CxH, T_A = -55°C to +125°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C; over a total Ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total Ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s. (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNIT
WATCHDOG SECTION						
Watchdog Time-Out Period	t_{WD}		**1.00**	1.60	**2.25**	s
Watchdog Input (WDI) Pulse Width	t_{WP}	ISL7x5AxH/BxH/CxH, V_{IL} = 0.4V, V_{IH} = 0.8 x V_{DD}	**50**			ns
		ISL7x6AxH/BxH/CxH, V_{IL} = 0.4V, V_{IH} = 0.8 x V_{DD}	**100**			ns
Watchdog Input (WDI) Threshold Voltage	V_{IL}	ISL7x5AxH/BxH/CxH			**0.8**	V
	V_{IH}	ISL7x5AxH/BxH/CxH	**3.5**			V
	V_{IL}	ISL7x6AxH/BxH/CxH			**0.6**	V
	V_{IH}	ISL7x6AxH/BxH/CxH	**0.7 x V_{DD}**			V
Watchdog Input (WDI) Current	I_{WDI}	ISL7x5AxH/BxH/CxH, WDI = V_{DD}			**100**	µA
		ISL7x5AxH/BxH/CxH, WDI = 0V	**-100**			µA
		ISL7x6AxH/BxH/CxH, WDI = V_{DD}			**5**	µA
		ISL7x6AxH/BxH/CxH, WDI = 0V	**-5**			µA
Watchdog Output ($\overline{WDO}$) Voltage	V_{WDO}	ISL7x5AxH/BxH/CxH, I_{SOURCE} = 800µA	**V_{DD} - 1.5**			V
		ISL7x5AxH/BxH/CxH, I_{SINK} = 1.2mA			**0.4**	V
		ISL7x6AxH/BxH/CxH, I_{SOURCE} = 500µA	**0.8 x V_{DD}**			V
		ISL7x6AxH/BxH/CxH, I_{SINK} = 500µA			**0.3**	V
MANUAL RESET SECTION						
Manual Reset ($\overline{MR}$) Pull-Up Current	I_{MR}	ISL7x5AxH/BxH/CxH, $\overline{MR}$ = 0V	**-500**		**-100**	µA
		ISL7x6AxH/BxH/CxH, $\overline{MR}$ = 0V	**-250**		**-25**	µA
Manual Reset ($\overline{MR}$) Pulse Width	t_{MR}	ISL7x5AxH/BxH/CxH	**150**			ns
		ISL7x6AxH/BxH/CxH	**150**			ns
Manual Reset ($\overline{MR}$) Input Threshold Voltage	V_{IL}	ISL7x5AxH/BxH/CxH			**0.8**	V
	V_{IH}		**2.0**			V
	V_{IL}	ISL7x6AxH/BxH/CxH			**0.6**	V
	V_{IH}		**0.7 x V_{DD}**			V
Manual Reset ($\overline{MR}$) to Reset Out Delay	t_{MD}	ISL7x5AxH/BxH/CxH			**100**	ns
		ISL7x6AxH/BxH/CxH			**100**	ns
THRESHOLD DETECTOR SECTION						
Power Fail Input (PFI) Input Threshold Voltage	V_{PFI}	ISL7x5AxH/BxH/CxH	**1.20**	1.25	**1.30**	V
		ISL7x6AxH/BxH/CxH	**0.576**	0.600	**0.624**	V
Power Fail Input (PFI) Input Current	I_{PFI}		**-10**		**10**	nA
Power Fail Output (PFO) Output Voltage	V_{PFO}	ISL7x5AxH/BxH/CxH, I_{SOURCE} = 800µA	**V_{DD} - 1.5**			V
		ISL7x5AxH/BxH/CxH, I_{SINK} = 3.2mA			**0.4**	V
		ISL7x6AxH/BxH/CxH, I_{SOURCE} = 500µA	**0.8 x V_{DD}**			V
		ISL7x6ARH/BRH/CRH, I_{SINK} = 1.2mA			**0.3**	V
PFI Rising Threshold Crossing to PFO Delay	t_{RPFI}	ISL7x5AxH/BxH/CxH		7	**15**	µs
		ISL7x6AxH/BxH/CxH		11	**20**	µs

Electrical Specifications Unless otherwise specified V$_{DD}$ = 4.75V to 5.5V for the ISL7x5AxH/BxH/CxH, V$_{DD}$ = 3.15V to 3.6V for the ISL7x6AxH/BxH/CxH, T$_A$ = -55°C to +125°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C; over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s. (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNIT
PFI Falling Threshold Crossing to PFO Delay	t$_{FPFI}$	ISL7x5AxH/BxH/CxH		20	**35**	µs
		ISL7x6AxH/BxH/CxH		25	**40**	µs

NOTES:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

9. Typical values shown reflect T$_A$ = T$_J$ = +25°C operation and are not guaranteed.

10. Reset is the only parameter operable within 1.2V and the minimum recommended operating supply voltage.

Typical Performance Curves

FIGURE 6. I$_{DD}$ vs TEMPERATURE

FIGURE 7. V$_{RST}$ vs TEMPERATURE

FIGURE 8. V$_{PFI}$ vs TEMPERATURE

FIGURE 9. ISL7x5xRH RESET and $\overline{\text{RESET}}$ ASSERTION

FIGURE 10. ISL7x5xRH RESET AND $\overline{\text{RESET}}$ DEASSERTION

FIGURE 11. ISL7x6xRH RESET AND $\overline{\text{RESET}}$ ASSERTION

Typical Performance Curves (Continued)

FIGURE 12. ISL7x6xRH RESET AND $\overline{\text{RESET}}$ DEASSERTION

FIGURE 13. ISL7x6xEH START-UP TO RESET, WDO, AND WDI FUNCTION

FIGURE 14. ISL7x6xEH START-UP TO RESET, MANUAL RESET, AND WDO FUNCTION

FIGURE 15. ISL7x5xRH PFI TO PFO RESPONSE

FIGURE 16. ISL7x6xRH PFI TO PFO RESPONSE

Post Radiation Characteristics Unless otherwise specified, V_{DD} = 4.75V to 5.5V for the ISL7x5AEH/BEH/CEH only, V_{DD} = 3.15V to 3.6V for the ISL7x6AEH/BEH/CEH, only T_A = +25°C. This data is typical mean test data post radiation exposure at a rate of <10mrad(Si)/s. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits nor are they guaranteed.

FIGURE 17. ISL7x5xEH IDD vs LOW DOSE RATE RADIATION

FIGURE 18. ISL7x5xEH V_{RST} vs LOW DOSE RATE RADIATION

FIGURE 19. ISL7x5xEH V_{HYS} vs LOW DOSE RATE RADIATION

FIGURE 20. ISL7x5xEH t_{RST} vs LOW DOSE RATE RADIATION

FIGURE 21. ISL7x5xEH t_{WD} vs LOW DOSE RATE RADIATION

FIGURE 22. ISL7x5xEH t_{MD} vs LOW DOSE RATE RADIATION

Post Radiation Characteristics
Unless otherwise specified, V_{DD} = 4.75V to 5.5V for the ISL7x5AEH/BEH/CEH only, V_{DD} = 3.15V to 3.6V for the ISL7x6AEH/BEH/CEH, only T_A = +25°C. **This data is typical mean test data post radiation exposure at a rate of <10mrad(Si)/s. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits nor are they guaranteed. (Continued)**


FIGURE 23. ISL7x5xEH V_{PFI} vs LOW DOSE RATE RADIATION

FIGURE 24. ISL7x5xEH t_{RPFI} vs LOW DOSE RATE RADIATION


FIGURE 25. ISL7x5xEH t_{FPFI} vs LOW DOSE RATE RADIATION

FIGURE 26. ISL7x6xEH I_{DD} vs LOW DOSE RATE RADIATION

FIGURE 27. ISL7x6xEH V_{RST} vs LOW DOSE RATE RADIATION

FIGURE 28. ISL7x6xEH V_{HYS} vs LOW DOSE RATE RADIATION

Post Radiation Characteristics   Unless otherwise specified, V_{DD} = 4.75V to 5.5V for the ISL7x5AEH/BEH/CEH only, V_{DD} = 3.15V to 3.6V for the ISL7x6AEH/BEH/CEH, only T_A = +25°C. **This data is typical mean test data post radiation exposure at a rate of <10mrad(Si)/s. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits nor are they guaranteed. (Continued)**


FIGURE 29.   ISL7x6xEH t_{RST} vs LOW DOSE RATE RADIATION


FIGURE 30.   ISL7x6xEH t_{WD} vs LOW DOSE RATE RADIATION


FIGURE 31.   ISL7x6xEH t_{MD} vs LOW DOSE RATE RADIATION

FIGURE 32.   ISL7x6xEH V_{PFI} vs LOW DOSE RATE RADIATION


FIGURE 33.   ISL7x6xEH t_{RPFI} vs LOW DOSE RATE RADIATION

FIGURE 34.   ISL7x6xEH t_{FPFI} vs LOW DOSE RATE RADIATION

Functional Overview

The ISL7x5xxH and ISL7x6xxH provide the functions needed for monitoring critical voltages in high reliability applications such as microprocessor systems. Functions of the these supervisors include power-on reset control, supply voltage supervisions, power-fail detection, manual-reset assertion, and a watchdog timer. The integration of these functions along with their high threshold accuracy, low power consumption, and radiation tolerance make these devices ideal for critical supply monitoring.

The family of devices are differentiated only be the radiation assurance levels that each one is qualified to. See the Ordering Information table on page 3 for details on the radiation assurance levels each device obtains.

Reset Output

Reset control has long been a critical aspect of embedded control design. Microprocessors require a reset signal during power-up to ensure that the system environment is stable before initialization.

The reset signal provides several benefits:

- It prevents the system microprocessor from starting to operate with insufficient voltage.

- It prevents the processor from operating before stabilization of the oscillator.

- It ensures that the monitored device is held out of operation until internal registers are initialized.

- It allows time for an FPGA to perform its self configuration before initialization of the circuit.

On power-up, after V_{DD} reaches 1.2V, $\overline{RST}$ is guaranteed logic low. As V_{DD} rises, $\overline{RST}$ stays low. When V_{DD} rises above the reset threshold (V_{RST}), an internal timer releases $\overline{RST}$ after 200ms (typical). $\overline{RST}$ pulses low whenever V_{DD} degrades to below V_{RST} (see Figure 4). If a brownout condition occurs in the middle of a previously initiated reset pulse, the pulse is lengthened 200ms (typical).

On power-down, after V_{DD} falls below the reset threshold, $\overline{RST}$ stays low and is guaranteed to be low until V_{DD} drops below 1.2V.

The ISL7x5BxH and ISL7x6BxH active-high RST output is simply the complement of the $\overline{RST}$ output and is guaranteed to be valid with V_{DD} down to 1.2V. The ISL7x5CxH and ISL7x6CxH active-low open-drain reset output is functionally identical to $\overline{RST}$.

Power Failure Monitor

Besides monitoring V_{DD} for reset control, these devices have a Power Failure Monitor feature that supervises an additional critical voltage on the Power-Fail Input (PFI) pin. For example, the PFI pin could be used to provide an early power-fail warning, overvoltage detection, or monitor a power supply other than V_{DD}. $\overline{PFO}$ goes low whenever PFI is less than V_{PFI}.

The threshold detector can be adjusted using an external resistor divider network to provide custom voltage monitoring for voltages greater than V_{PFI}, according to Equation 1 (see Figure 35).

$$V_{IN} = V_{PFI}\left(\frac{R_1 + R_2}{R_2}\right)$$ (EQ. 1)

FIGURE 35. CUSTOM V_{TH} WITH RESISTOR DIVIDER ON PFI

Manual Reset

The manual reset input ($\overline{MR}$) allows designers to add manual system reset capability using a push button switch (see Figure 36). The $\overline{MR}$ input is an active low debounced input which asserts reset if the $\overline{MR}$ pin is pulled low to less than V_{IL} for at least 150ns. After $\overline{MR}$ is released, the reset output remains asserted for t_{RST} and then released. $\overline{MR}$ is a TTL/CMOS logic compatible, so it can be driven by external logic. By connecting $\overline{WDO}$ to $\overline{MR}$, one can force a watchdog time out to generate a reset pulse.

FIGURE 36. CONNECTING A MANUAL RESET PUSH-BUTTON

Watchdog Timer

The watchdog time circuit checks for coherent program execution by monitoring the WDI pin. If the processor does not toggle the watchdog input within t_{WD}, $\overline{WDO}$ will go low. As long as reset is asserted or the WDI pin is tri-stated, the watchdog timer will stay cleared and not count. As soon as reset is released and WDI is driven high or low, the timer will start counting. Pulses as short as 50ns can be detected on the ISL7x5xxH, on ISL7x6xxH pulses as short as 100ns can be detected.

Whenever there is a low-voltage V_{DD} condition, $\overline{WDO}$ goes low. Unlike the reset outputs, however, $\overline{WDO}$ goes high as soon as V_{DD} rises above its voltage trip point (see Figure 5). With WDI open or connected to a tri-stated high impedance input, the watchdog timer is disabled and only pulls low when $V_{DD} < V_{RST}$.

Applications Information

Negative Voltage Sensing

This family of devices can be used to sense and monitor the presence of both a positive and negative rail. V_{DD} is used to monitor the positive supply while PFI monitors the negative rail. $\overline{PFO}$ is high when the negative rail degrades below a V_{TRIP} value and remains low when the negative rail is above the V_{TRIP} value. As the differential voltage across the R_1, R_2 divider is increased, the resistor values must be chosen such that the PFI node is <1.25V when the -V supply is satisfactory and the positive supply is at its maximum specified value. This allows the positive supply to fluctuate within its acceptable range without signaling a reset when configured as shown in Figure 37.

$$R_2 = \frac{R_1(V_{PFI} - V_{TRIP})}{V_{DD} - V_{PFI}} \qquad \text{(EQ. 2)}$$

In Figure 37, the ISL7x5AxH is monitoring +5V through V_{DD} and -5V through PFI. In this example, the trip point (V_{TRIP}) for the negative supply rail is set for -4.5V. Equation 2 can be used to select the appropriate resistor values. R_1 is selected arbitrarily as 100kΩ, V_{DD} = 5V, V_{PFI} = 1.25V and V_{TRIP} = (-4.5V). By plugging the values into Equation 2 as shown in Equation 3, it can be seen a resistor of 153.3kΩ is needed. The closest 1% resistor value is 154kΩ.

$$R_2 = \frac{100k(1.25 - (-4.5))}{5 - 1.25} = 153.3k\Omega \qquad \text{(EQ. 3)}$$


FIGURE 37. ±5V MONITORING

Figure 5 also has a general purpose NPN transistor in which the base is connected to the $\overline{PFO}$ pin through a 100kΩ resistor. The emitter is tied to ground and the collector is tied to $\overline{MR}$ signal. This configuration allows the negative voltage sense circuit to initiate a reset if it is not within its regulation window. A pull-up on the $\overline{MR}$ ensures no false reset triggering when the negative voltage is within its regulation window.

Assuring a Valid $\overline{RST}$ Output

When V_{DD} falls below 1.2V, the $\overline{RST}$ output can no longer sink current and is essentially an open circuit. As a result, this pin can drift to undetermined voltages if left undriven. By adding a pull-down resistor to the $\overline{RST}$ pin as shown in Figure 38, any stray charge or leakage currents will be drained to ground and keep $\overline{RST}$ low when VDD falls below 1.2V. The resistor value (R_1) is not

critical, however, it should be large enough not to load $\overline{RST}$ and small enough to pull $\overline{RST}$ to ground. A 100kΩ resistor would suffice, assuming there is no load on the $\overline{RST}$ pin during that time.


FIGURE 38. $\overline{RST}$ VALID TO GROUND CIRCUIT

Assuring a Valid RST Output

On the ISL7x5BxH and ISL7x6BxH, when V_{DD} falls below 1.2V, the RST output can no longer source enough current to track V_{DD}. As a result, this pin can drift to undetermined voltages if left undriven. By adding a pull-up resistor to the RST pin as shown in Figure 39, RST will track V_{DD} below 1.2V. The resistor value (R_1) is not critical, however, it should be large enough not to exceed the sink capability of RST pin at 1.2V. A 300kΩ resistor would suffice, assuming there is no load on the RST pin during that time.

FIGURE 39. RST VALID TO GROUND CIRCUIT

Selecting Pull-up Resistor Values

The ISL7x5CxH and ISL7x6CxH have open-drain, active-low reset outputs ($\overline{RST\_OD}$). A pull-up resistor is needed to ensure $\overline{RST\_OD}$ is high when V_{DD} is in a valid state (Figure 40). The resistor value must be chosen in order not to exceed the sink capability of the $\overline{RST\_OD}$ pin. The ISL7x5AxH has a sink capability of 3.2mA and the ISL7x6CxH has a sink capability of 1.2mA. Equation 4 can be used to select resistor R_{PULL} based on the pull-up voltage V_{PULL}. It is also important that the pull-up voltage does not exceed V_{DD}.

FIGURE 40. $\overline{RST\_OD}$ PULL-UP CONNECTION

intersil

$$R_{PULL} = \frac{V_{PULL}}{I_{SINK}}$$ (EQ. 4)

Adding Hysteresis to the PFI Comparator

The PFI comparator has no built-in hysteresis, however, the designer can add hysteresis by connecting a resistor from the $\overline{PFO}$ pin to the PFI pin, essentially adding positive feedback to the comparator (see Figure 41).

FIGURE 41. POSITIVE FEEDBACK FOR HYSTERESIS

The following procedure allows the system designer to calculate the components based on the requirements and on given data, such as supply rail voltages, hysteresis band voltage (V_{HB}), and reference voltage (V_{PFI}).

The comparator has only two states of operation. When it is low, the current through R_3 is $I_{R3} = V_{PFI}/R_3$. When the output is high, $I_{R3} = (V_{DD} - V_{PFI})/R_3$. The feedback current needs to be very small so it does not induce oscillations; 200nA is a good starting point. Now two values of R_3 can be calculated with $V_{DD} = 5V$ and $V_{PFI} = 1.25V$; $R_3 = 6.25M\Omega$ or $11.25M\Omega$. Select the lowest value of the two.

With R_3 selected as 6.2MΩ (closest standard 1% resistor), R_1 can be calculated as:

$$R_1 = R_3\left(\frac{V_{HB}}{V_{DD}}\right) = 124k\Omega$$ (EQ. 5)

With V_{HB} selected at 100mV. The closest standard value for R_1 is 124kΩ. Then next step is select the rising trip voltage (V_{TR}) such that:

$$V_{TR} > V_{PFI}\left(1 + \frac{V_{HB}}{V_{DD}}\right)$$ (EQ. 6)

The rising threshold voltage is selected at 3.0V and R_2 is calculated by Equation 7.

$$R_2 = 1/\left[\left(\frac{V_{TR}}{(V_{PFI} \times R_1)}\right) - \left(\frac{1}{R_1}\right) - \left(\frac{1}{R_3}\right)\right]$$ (EQ. 7)

Plugging in all the variables in Equation 7 and solving for R_2 yields 90.9kΩ. Note that the 90.9kΩ solution includes rounding to the closest standard 1% resistor value. The final step is to verify the trip voltages.

$$V_{TR} = (V_{PFI}) \times R_1\left[\left(\frac{1}{R_1}\right) + \left(\frac{1}{R_2}\right) + \left(\frac{1}{R_3}\right)\right]$$ (EQ. 8)

$$V_{TF} = V_{TR} - \left(\frac{R_1 \times V_{DD}}{R_3}\right)$$ (EQ. 9)

The rising voltage, V_{TR}, is calculated as 2.98V and the falling voltage, V_{TF}, is calculated as 2.88V, so 100mV hysteresis is achieved.

An additional item to consider is that the output voltage is equal to V_{DD}, however, according to the "Electrical Specifications" on page 9, the output of the PFI comparator is guaranteed to be at least (V_{DD} - 1.5) volts. When you take this worst case into account, the hysteresis can be as low at 70mV.

Special Application Considerations

Using good decoupling practices will prevent transients (for example, due to switching noises and short duration droops in the supply voltage) from causing unwanted resets and reduce the power-fail circuit's sensitivity to high-frequency noise on the line being monitored.

When the WDI input is left unconnected, it is recommended to place a 10μF capacitor to ground to reduce single event transients from arising in the $\overline{WDO}$ pin.

As described in the "Electrical Specifications" table on page 10, there is a delay on the $\overline{PFO}$ pin whenever PFI crosses the threshold. This delay is due to internal filters on the PFI comparator circuitry which were added to mitigate single event transients. If the PFI input transitions below or above the threshold and the duration of the transition is less than the delay, the PFO pin will not change states.

Package Characteristics

Weight of Packaged Device

0.31 Grams typical

Lid Characteristics

Finish: Gold
Lid Potential: Unbiased
Case Isolation to Any Lead: 20×10^9 Ω (minimum)

Die Characteristics

Die Dimensions

2030µm x 2030µm (79.9 mils x 79.9 mils)
Thickness: 483µm ±25.4µm (19.0 mils ±1 mil)

Interface Materials

GLASSIVATION

Type: Silicon Oxide and Silicon Nitride
Thickness: 0.3µm ±0.03µm to 1.2µm ±0.12µm

TOP METALLIZATION

Type: AlCu (99.5%/0.5%)
Thickness: 2.7µm ±0.4µm

BACKSIDE FINISH

Silicon

PROCESS

0.6µM BiCMOS Junction Isolated

ASSEMBLY RELATED INFORMATION

Substrate Potential

Unbiased

ADDITIONAL INFORMATION

Worst Case Current Density

$<2 \times 10^5$ A/cm^2

Transistor Count

1400

Layout Characteristics

Step and Repeat

2030µm x 2030µm

Metallization Mask Layout

TABLE 1. DIE LAYOUT X-Y COORDINATES

PAD NAME	PAD NUMBER	X (µm)	Y (µm)	dX (µm)	dY (µm)	BOND WIRES PER PAD
$\overline{\text{MR}}$	1	0	0	110	110	1
V$_{DD}$	2	-266.1	-435.35	110	110	1
GND	3	-266.1	-1184.75	110	110	1
PFI	4	-86.1	-1578	110	110	1
$\overline{\text{PFO}}$	5	818.85	-1578	110	110	1
WDI	6	1321.9	-1233.5	110	110	1
$\overline{\text{RST}}$, RST, $\overline{\text{RST\_OD}}$	7	1321.9	-534.05	110	110	1
$\overline{\text{WDO}}$	8	1297	0	110	110	1

NOTE:

11. Origin of coordinates is the centroid of pad 1.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Apr 4, 2024	6.03	Added PFI pin description text to clarify function vs VDD bias voltage.
Feb 7, 2024	6.02	Updated Figures 3A, 3B, and 3C. Updated Watchdog Output pin description.
Mar 2, 2022	6.01	Updated the ordering information table by changing the rad level in the DLA SMD part number from 5962R to 5962L for the ISL735xEH and ISL736xEH parts. Removed Related Literature section.
Apr 23, 2020	6.00	Added ISL735xEH and ISL736xEH product information throughout datasheet. Updated Rad Hard information on page 1 and ordering information table. Updated Note 4 and added Note 3. Removed About Intersil section. Updated Disclaimer.
Feb 21, 2017	5.00	Updated Figure 5 on page 7.
July 29, 2016	4.00	Added ISL705EH and ISL706xEH product information throughout datasheet. Updated Figure 4 on page 6. Added Figures 13 and 14. Removed Post Radiation Characteristics table. Updated "Watchdog Timer" on page 16 by removing (1.0s min) reference. Updated "Interface Materials" on page 19 by removing second "Top Metallization" section.
Feb10, 2015	3.00	Added part number ISL706CRH to the header of pages 2 through 12, (It had been mistakenly covered up).
Dec 9, 2014	2.00	Added SEE, ELDRS, and SPICE Model reports to Related Literature on page 1. page 3 added to Ordering Information table: "Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the "Ordering Information" table on page 2 must be used when ordering." Updated POD on page 22 to most recent revision with following changes: a) Package tkn, Changed From: 0.115/0.070 (2.92/1.18) To: 0.110/0.087 (2.79/2.21) b) Bottom of lead to bottom of package, Changed From: 0.045/0.026" (1.14/0.66) To: 0.036/0.026 (0.92/0.66) c) Lead length, Changed: From: 0.370/0.250 (9.40/6.35) To: 0.370/0.325 (9.40/8.26) d) Lead tkn: On the side view there was a typo on lead tkn, corrected: From: 0.09/0.04 (0.23/0.10) To: 0.009/0.004 (0.23/0.10) Modified Note 2 by adding the words …"in addition to or instead of"…
Nov 1, 2011	1.00	Page 13: Updated the transistor count to 1400 from 25000. Pages 7, 9: Removed erroneous overline bars in Figures 8-11.
Sep 15, 2011	0.00	Initial release

# Package Outline Drawing

For the most recent package outline drawing, see K8.A.

K8.A
8 Lead Ceramic Metal Seal Flatpack Package
Rev 4, 12/14

TOP VIEW

SIDE VIEW

SECTION A-A

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab may be used to identify pin one.

2. If a pin one identification mark is used in addition to or instead of a tab, the limits of the tab dimension do not apply.

3. The maximum limits of lead dimensions (section A-A) shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.

4. Measure dimension at all four corners.

5. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

6. Dimension shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.

7. Dimensioning and tolerancing per ANSI Y14.5M - 1982.

8. Controlling dimension: INCH.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.