RENESAS

ISL6146

Low Voltage OR-ing FET Controller

The <u>ISL6146</u> represents a family of OR-ing MOSFET controllers capable of OR-ing voltages from 1V to 18V. Together with suitably sized N-channel power MOSFETs, the ISL6146 increases power distribution efficiency when replacing a power OR-ing diode in high current applications. It provides gate drive voltage for the MOSFET(s) with a fully integrated charge pump.

The ISL6146 allows users to adjust with external resistor(s) the V_{OUT} - V_{IN} trip point, which adjusts the control sensitivity to system power supply noise. An open drain FAULT pin will indicate if a conditional or FET fault has occurred.

The ISL6146A and ISL6146B are optimized for very low voltage operation, down to 1V with an additional independent bias of 3V or greater.

The ISL6146C provides a voltage compliant mode of operation down to 3V with programmable undervoltage lock out and overvoltage protection threshold levels.

The ISL6146D and ISL6146E are like the ISL6146A and ISL6146B respectively, but do not have conduction state reporting via the fault output.

TABLE 1. KEY DIFFERENCES BETWEEN PARTS IN FAMILY

PART NUMBER	KEY DIFFERENCES
ISL6146A	Separate BIAS and V_{IN} with Active High Enable
ISL6146B	Separate BIAS and V_{IN} with Active Low Enable
ISL6146C	V _{IN} with OVP/UVLO Inputs
ISL6146D	ISL6146A without Conduction Monitor and Reporting
ISL6146E	ISL6146B without Conduction Monitor and Reporting

Features

- OR-ing down to 1V and up to 20V with ISL6146A, ISL6146B, ISL6146D and ISL6146E
- Programmable voltage compliant operation with ISL6146C
- V_{IN} hot swap transient protection rating to +24V
- High speed comparator provides fast <0.3µs turn-off in response to shorts on sourcing supply
- Fastest reverse current fault isolation with 6A turn-off current
- Very smooth switching transition
- Internal charge pump to drive N-channel MOSFET
- User programmable V_{IN} V_{OUT} Vth for noise immunity
- Open-drain FAULT output with delay
 - Short between any two of the OR-ing FET terminals
 - GATE voltage and excessive FET V_{DS}
 - Power-good indicator (ISL6146C)
- MSOP and DFN package options

Applications

- N+1 industrial and telecom power distribution systems
- Uninterruptable power supplies
- · Low voltage processor and memory
- Storage and datacom systems







DATASHEET

FN7667 Rev 5.00 Aug 17, 2015

Table of Contents

Block Diagram
Pin Configuration
Pin Descriptions
Ordering Information
Absolute Maximum Ratings
Thermal Information
Recommended Operating Conditions
Electrical Specifications
Typical Performance Curves
Functional Description
Functional Overview
Applications Information
Power-up Considerations 18 Typical Applications Circuits 18
ISL6146 Evaluation Platforms
Description and Use of the Evaluation Boards
Revision History
About Intersil
Package Outline Drawing
L8.3x3J



Block Diagram



Pin Configuration



Pin Descriptions

MSOP/ DFN	SYMBOL	DESCRIPTION
1	GATE	Gate Drive output to the external N-Channel MOSFET generated by the IC internal charge pump. Gate turn-on time is typically <1ms. Allows active control of external N-Channel FET gate to perform OR-ing function. The GATE drive is between $V_{IN} + 7V$ at $V_{IN} = 3.3V$ and $V_{IN} + 12V$ at $V_{IN} = 18V$.
2	VIN	Connected to the sourcing supply side (OR-ing MOSFET source), this pin serves as the sense pin to determine the OR'd supply voltage. The OR-ing MOSFET will be turned off when V _{IN} becomes lower than V _{OUT} by a value more than the externally set threshold or the defaulted internal threshold. Range: OV to 24V
3 ISL6146A ISL6146B ISL6146D ISL6146E	BIAS	Primary bias pin. Connected to an independent voltage supply greater than or equal to 3V and greater than V _{IN} . Range: 3.0 to 24V
3 ISL6146C	UVLO	Programmable UVLO protection to prevent premature turn-on prior to VIN being adequately biased. Range: 0V to 24V
4 ISL6146A ISL6146D	EN	Active high enable input to turn on the FET. Internally pulled low to GND through 2MΩ. Range: 0V to 24V



Pin Descriptions (Continued)

MSOP/ DFN	SYMBOL	DESCRIPTION
4 ISL6146B ISL6146E	EN	Active low enable input to turn on the FET. Internally pulled high to BIAS through $2M\Omega$. Range: 0 to $24V$
4 ISL6146C	OVP	Programmable OV protection to prevent continued operation when the monitored voltage is too high. A back-to-back FET configuration must be employed to implement the OVP capability. Range: OV to 24V
5	GND	Chip ground reference.
6	FAULT	Open-drain pull-down fault indicating output with internal on-chip filtering (T_{FLT}). The ISL6146 fault detection circuitry pulls down this pin to GND as it detects a fault or a disabled input (EN = '0' or EN = '1'). Different types of faults and their detection mechanisms are discussed in more detail on page 17. These faults include: a. GATE is OFF (GATE < V_{IN} +0.2V) when enabled [this condition is not reported on the ISL6146D and ISL6146E] b. V_{IN} - V_{OUT} > 0.57V when ON. c. FET G-D or G-S or D-S shorts. d. V_{IN} < POR _{L2H} e. V_{IN} < V_{OUT} f. Over-Temperature Range: 0 to V_{OUT}
7	ADJ	Resistor programmable $V_{IN} - V_{OUT}$ Voltage Threshold (Vth) of the High Speed Comparator. This pin is either directly connected to VOUT or can be connected through a 5k Ω to 100k Ω resistor to GND. Allows for adjusting the voltage difference threshold to prevent unintended turn-off of the pass FET due to normal system voltage fluctuations. Range: 0.4 to V _{OUT}
8	VOUT	The second sensing node for external FET control and connected to the Load side (OR-ing MOSFET Drain). This is the common connection point for multiple paralleled supplies. V _{OUT} is compared to V _{IN} to determine when the OR-ing FET has to be turned off. Range: 0V to 24V
PAD	Thermal Pad	Connect to GND



Ordering Information

PART NUMBER (<u>Notes 1, 2, 3</u>)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #	
ISL6146AFUZ	6146A	-40 to +125	8 Ld MSOP	M8.118	
ISL6146AFRZ	46AF	-40 to +125	8 Ld 3x3 DFN	L8.3x3J	
SL6146BFUZ	6146B	-40 to +125	8 Ld MSOP	M8.118	
SL6146BFRZ	46BF	-40 to +125	8 Ld 3x3 DFN	L8.3x3J	
SL6146CFUZ	6146C	-40 to +125	8 Ld MSOP	M8.118	
ISL6146CFRZ	46CF	-40 to +125	8 Ld 3x3 DFN	L8.3x3J	
SL6146DFUZ	6146D	-40 to +125	8 Ld MSOP	M8.118	
SL6146DFRZ	46DF	-40 to +125	8 Ld 3x3 DFN	L8.3x3J	
SL6146EFUZ	6146E	-40 to +125	8 Ld MSOP	M8.118	
SL6146EFRZ	46EF	-40 to +125	8 Ld 3x3 DFN	L8.3x3J	
SL6146AEVAL1Z	ISL6146A Evaluati	ion Board (If desired w	ith ISL6146D, please contact suppor	t)	
SL6146BEVAL1Z	ISL6146B Evaluati	ion Board (If desired w	ith ISL6146E, please contact support	t)	
SL6146CEVAL1Z	ISL6146C Evaluati	ISL6146C Evaluation Board			
SL6146DEVAL1Z	1 pair of ISL6146	1 pair of ISL6146D Mini Development Boards (If desired with ISL6146A, please contact support)			
SL6146EEVAL1Z	1 pair of ISL6146E	1 pair of ISL6146E Mini Development Boards (If desired with ISL6146B, please contact support)			

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6146. For more information on MSL please see techbrief TB363.

Absolute Maximum Ratings

BIAS, VIN, VOUT	24V
GATE0.3V to -	40V
EN, EN, UVLO, OVP0.3V to +:	24V
ADJ	OUT
FAULT	OUT
ESD Rating	
Human Body Model (Tested per JESD22-A114E)2.	5kV
Machine Model (Tested per JESD22-A115-A)	50V
Latch-up (Tested per JESD-78B; Class 2, Level A)	mA

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ _{JC} (°C/W)
MSOP Package (<u>Notes 4</u> , <u>7</u>)	140	41
DFN Package (<u>Notes 5</u> , <u>6</u>)	46	5
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Storage Temperature Range	6	5°C to +150°C
Pb-free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Bias Supply Voltage Range	+3V to +20V
OR'd Supply Voltage Range	+1V to BIAS
Temperature Range (T _A)40°	C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 6. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. For $\theta_{\text{JC}},$ the "case temp" location is taken at the package top center

Electrical Specifications V_{CC} = BIAS = 12V, unless otherwise stated. T_A = +25°C to +85°C. Boldface limits apply across the operating temperature range, -40°C to +125°C.

SYMBOL	PARAMETERS	TEST CONDITIONS	MIN (<u>Note 8</u>)	ТҮР	MAX (<u>Note 8</u>)	UNITS
BIAS		•				
POR _{L2H}	POR Rising	BIAS Rising, GATE Rising	1.9	2.5	2.95	v
POR _{HYS}	POR Hysteresis			189		mV
IBIAS_en_18	ISL6146A/B/D/E BIAS Current	BIAS, V_{IN} = 18V, ADJ, V_{OUT} = 16.98V, enabled		3.6	5	mA
IVIN_en_18	ISL6146A/B/D/E V _{IN} Current	BIAS, V_{IN} = 18V, ADJ, V_{OUT} = 16.98V, enabled		25	40	μA
IVIN_en_18	ISL6146C V _{IN} Current	V _{IN} = 18V, ADJ, V _{OUT} = 16.98V, enabled		3	4.5	mA
IVOUT_en_18	ISL6146A/B/D/E V _{OUT} Current	BIAS, V _{IN} = 18V, V _{OUT} = 16.98V, enabled		14	20	μA
VOUT_en_18	ISL6146C V _{OUT} Current	V _{IN} = 18V, V _{OUT} = 16.98V, enabled		400	500	μA
IBIAS_den_18	ISL6146A/B/D/E BIAS Current	BIAS, V_{IN} = 18V, ADJ, V_{OUT} = 16.98V, disabled		1.7	3	mA
IVIN_den_18	ISL6146A/B/D/E V _{IN} Current	BIAS, V_{IN} = 18V, ADJ, V_{OUT} = 16.98V, disabled		27	37	μA
IVIN_den_18	ISL6146C V _{IN} Current	V _{IN} = 18V, ADJ, V _{OUT} = 16.98V, disabled		1.3	1.5	mA
IVOUT_den_18	ISL6146A/B/D/E V _{OUT} Current	BIAS, V_{IN} = 18V, V_{OUT} = 16.98V, disabled		14	20	μA
IVOUT_den_18	ISL6146C V _{OUT} Current	V _{IN} = 18V, V _{OUT} = 16.98V, disabled		385	500	μΑ
tbias2gte	BIAS to GATE Delay	BIAS > POR _{L2H} to GATE Rising		150	210	μs
GATE						
V _{GH_3}	Charge Pump Voltage	V_{IN} , BIAS = 3V V_{IN} - V_{OUT} > V_{FWD_VR}	V _{IN} + 5V	V _{IN} + 7V	V _{IN} + 10.5V	v
V _{GH_12}	Charge Pump Voltage	V_{IN} , BIAS = 12V V_{IN} - V_{OUT} > V_{FWD_VR}	V _{IN} + 9V	V _{IN} + 10V	V _{IN} + 17.5V	v
V _{GH_18}	Charge Pump Voltage	V_{IN} , BIAS = 18V V_{IN} - V_{OUT} > V_{FWD_VR}	V _{IN} + 9V	V _{IN} +10V	V _{IN} + 18V	v
V _{GL}	Low Voltage Level	V _{IN} - V _{OUT} < 0V		0	0.1	v
IPDL	Low Pull-Down Current	V _{IN} = 12V, V _{OUT} = 12.2V ADJ = 11V	5	8.4	13	mA
I _{PDH}	High Pull-Down Current	V_{IN} falling from 12V to 10V in 2 μs	3.5	6.5		Α
t _{toff}	Fast Turn-off Time	$V_{IN} = V_{BIAS} = 12V$, $V_{GATE} = 18V$ to 10V, $C_{GATE} = 57nF$		65	130	ns



Electrical Specifications	V_{CC} = BIAS = 12V, unless otherwise stated. T_A = +25 °C to +85 °C. Boldface limits apply across the operating
temperature range, -40°C to +125°C. (0	

SYMBOL	PARAMETERS	TEST CONDITIONS	MIN (<u>Note 8</u>)	TYP	MAX (<u>Note 8</u>)	UNITS
t _{toffs}	Slow Turn-off Time	$V_{IN} = V_{BIAS} = 12V$, $V_{GATE} = 18V$ to 10V, $C_{GATE} = 57nF$		58	80	μs
I _{ON}	Turn-on Current	BIAS = 12V, VG = 0V		1		mA
		BIAS = 12V, VG = 20V		0.15		mA
V _{VG_FLTr}	GATE to V _{IN} Rising Fault Voltage	GATE > V _{IN} , enabled, FLT output is high. (Does not apply to ISL6146D and ISL6146E)	320	440	560	mV
V _{VG_FLTf}	GATE to V _{IN} Falling Fault Voltage	GATE > V _{IN} , enabled, FLT output is low. (Does not apply to ISL6146D and ISL6146E)	140	220	300	mV
CONTROL AND F	REGULATION I/O		11			_
V _{Rr}	Reverse Voltage Detection Rising V _{OUT} Threshold	V _{OUT} rising	35	57	79	mV
V _{Rf}	Reverse Voltage Detection Falling V _{OUT} Threshold	V _{OUT} falling	10	30	51	mV
t _{Rs}	Reverse Voltage Detection Response Time			10		μs
V _{FWD_VR}	Amplifier Forward Voltage Regulation	ISL6146 controls voltage across FET V _{DS} to V_{FWD_VR} during static forward operation at loads resulting in Id*r _{DS(ON)} < V_{FWD_VR}	11	19	28	mV
V _{OS_HS}	HS Comparator Input Offset Voltage		-14	0.7	14	mV
V _{TH(HS5k)}	ADJ Adjust Threshold with 5k to GND	$R_{ADJ} = 5k\Omega$ to GND	0.57	0.8	1.1	v
V _{TH(HS100k)}	ADJ Adjust Threshold with 100k to GND	$R_{ADJ} = 100k\Omega$ to GND	10	40	95	m۷
t _{HSpd}	HS Comparator Response Time	$V_{OUT} > V_{IN}$, 1ns transition, 5V differential		170		ns
V _{FWD_FLT}	V _{IN} to V _{OUT} Forward Fault Voltage	$V_{IN} > V_{OUT}$, GATE is fully on, FLT output is low	330	450	570	mV
V _{FWD_FLT_HYS}	V _{IN} to V _{OUT} Forward Fault Voltage Hysteresis	$V_{IN} > V_{OUT}$, GATE is fully on, \overline{FLT} output is high		44		mV
FAULT OUTPUT			11			
I _{FLT_SINK}	FAULT Sink Current	$BIAS = \texttt{18V} \ \overline{FAULT} = \texttt{0.5V}, \ V_{\mathsf{IN}} < V_{\mathsf{OUT}}, \ V_{\mathsf{GATE}} = V_{\mathsf{GL}}$	5	9		mA
IFLT_LEAK	FAULT Leakage Current	$\overline{FAULT} = "V_{FLT_H}", V_{IN} > V_{OUT}, V_{GATE} = V_{IN} + V_{GQP}$		0.04	10	μA
^t FLT_L2H	FAULT Low to High Delay	GATE = V_{GQP} to \overline{FAULT} output is high		10	23	μs
^t FLT_H2L	FAULT High to Low Delay	GATE = V_{IN} to FAULT output is low		1.7	3	μs
ENABLE UVLO/0	VP/ADJ INPUTS					
VthRa	ISL6146A/D EN Rising Vth		580	606	631	mV
VthR_hysa	ISL6146A/D EN Vth Hysteresis			-90		m٧
VthFb	ISL6146B/E EN Falling Vth		580	606	631	m٧
VthF_hysb	ISL6146B/E EN Vth Hysteresis			+90		m٧
VthFc	ISL6146C OVP Falling Vth		580	606	631	m٧
VthF_hysc	ISL6146C OVP Vth Hysteresis			+90		m٧
VthRc	ISL6146C UVLO Rising Vth		580	606	631	m٧
VthR_hysc	ISL6146C UVLO Vth Hysteresis			-90		m٧
t _{EN2GTER}	EN/UVLO Rising to GATE Rising Delay			10	12	μs
	EN/OVP Falling to GATE Rising Delay			9	12	μs



Electrical Specifications V_{CC} = BIAS = 12V, unless otherwise stated. T_A = +25°C to +85°C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

SYMBOL	PARAMETERS	TEST CONDITIONS	MIN (<u>Note 8</u>)	ТҮР	MAX (<u>Note 8</u>)	UNITS
t _{en2gtef}	EN/UVLO Falling to GATE Falling Delay			2	4	μs
	EN /OVP Rising to GATE Falling Delay			2	4	μs
Ren_h	ENABLE Pull-down Resistor	ISL6146A, ISL6146D		2		MΩ
Ren_I	ENABLE Pull-up Resistor	ISL6146B, ISL6146E		2		MΩ
Vadj	ADJ Pin Voltage	R_{ADJ} 5k Ω to 100k Ω		0.4		v
Radj	ADJ Pull-up Resistor	Internal ADJ pull-up resistor to V _{OUT}		3.85		MΩ
OTS	Over-temperature Sense	Fault signals in operation		140		°C
OTS _{HYS}	Over-temperature Sense Hysteresis			20		°C
HTS	High Temperature Sense	Fault signals upon enabling		125		°C

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.





Typical Performance Curves









FIGURE 4. ISL6146A/B/C/D/E $\rm V_{IN}$ AND $\rm V_{OUT}$ CURRENT vs TEMPERATURE





FN7667 Rev 5.00 Aug 17, 2015







FIGURE 15. HIGH SPEED COMPARATOR OFFSET VOLTAGE





FIGURE 16. HIGH SPEED COMPARATOR RESPONSE TIME







V_{IN} TO V_{OUT} FWD VOLTAGE REG (mV) 20.6 20.4 20.2 20.0 19.8 19.6 19.4 19.2 19.0 -40 25 85 125 TEMPERATURE (°C)



FN7667 Rev 5.00 Aug 17, 2015

21.0

20.8





FIGURE 21. ISL6146C SLOW RAMP CONNECT 12V OR-ing











FIGURE 22. ISL6146C SLOW RAMP DISCONNECT 12V OR-ing



FIGURE 24. ISL6146C HOT DISCONNECT 12V OR-ing













FIGURE 28. ISL6146B/E EN TO GATE OFF DELAY



FIGURE 30. ISL6146C OVP TO GATE OFF DELAY



FIGURE 32. ISL6146C FALLING, V_{IN} OVP and UVLO FUNCTION

Ch3 5.00 V





FIGURE 33. BACK-TO-BACK FET TURN_ON DETAIL



FIGURE 35. FAST GATE TURN-OFF WITH 57nF GATE



FIGURE 37. RESPONSE TO $V_{\mbox{IN}}$ shorted to gnd with ADJ 5kΩ TO GND





FIGURE 36. RESPONSE TO $V_{\mbox{IN}}$ shorted to gnd with ADJ SHORTED TO VOUT



















FIGURE 40. FAULT ASSERTING V_{IN} TO $V_{OUT} > V_{FWD_FLT}$



FIGURE 42. FORWARD REGULATION VOLTAGE DISTRIBUTION



FIGURE 44. FAST RAMP REVERSE PROTECTION TIMING DIAGRAM







Functional Description

Functional Overview

In a redundant power distribution system, similar potential and parallel power supplies each contribute to the load current through various active and passive current sharing schemes. Typically, OR-ing power diodes are used to protect against reverse current flow in the event that one of the power supplies falls below the common bus voltage or develops a catastrophic failure. However, using a discrete OR-ing diode solution has some significant drawbacks. The primary downside is the increased power dissipation loss in the OR-ing diodes as system power requirements increase. At the lowest voltages where the ISL6146 is designed for use, the voltage distribution losses across an OR-ing diode can be a significant percentage, in some cases approaching 70%. Another disadvantage when using an OR-ing diode is failure to detect a shorted or opened current path, which jeopardizes system power availability and reliability. An open diode may reduce the system to a single point of failure while a shorted diode eliminates the system's power protection.

Using an active OR-ing FET controller, such as the ISL6146, helps with these potential issues. The use of a low on-resistance FET as the OR-ing component allows for a more efficient system design as the voltage across the FET is much lower than that across a forward biased diode. Additionally, the ISL6146 has a dedicated fault (FAULT) output pin that indicates when there is a conditional or FET fault short providing the diagnostic capability that a diode is unable to.

The ISL6146 is designed to OR together voltages as low as 1V when supplied with a separate bias supply of 3V or greater. Otherwise, the ISL6146 is designed to be biased from and OR voltages across the 3V to 20V nominal supply range.

In a single FET configuration as voltage is first applied to a VIN pin, the FET body diode conducts providing all the ISL6146s connected on a common bus circuit, bias via the VOUT pins. As individual power supply voltages ramp up in excess of the rising POR threshold, the ISL6146's internal charge pump activates to provide a floating gate drive voltage for the external N-channel OR-ing MOSFET, thus turning the FETs on once $V_{IN} > V_{OUT}$. The ISL6146 continuously monitors the drain and source of the **OR-ing FET and provides a reverse voltage (N-channel MOSFET** V_{OUT} - V_{IN}) detection threshold (VR) that, when exceeded, indicates a reverse current condition. Once this threshold is exceeded, the ISL6146 turns off the OR-ing FET by pulling down the GATE pin to GND. The ISL6146 also provides high speed V_{OUT} > V_{IN} transient protection as in the case of a catastrophic VIN failure. The ISL6146 additionally provides for adjustment of the VIN - VOUT reverse voltage Vth (VR Vth) via the ADJ pin of the ISL6146 with an external resistor to GND. This allows adjusting the VIN - VOUT voltage threshold level to compensate for normal system voltage fluctuations, thus eliminating unnecessary reaction by the ISL6146.

The total V_{IN} - V_{OUT} VR Vth is the sum of both the internal offset and the external programmed VR Vth.

In the event of a V_{OUT} > V_{IN} condition, the ISL6146 responds either with a high or low current pull-down on the GATE pin depending on whether the High Speed comparator (HSCOMP) has been activated or not. The HSCOMP determines if the VR occurred within 1µs, by continuously monitoring the FET VDS and if so, the high pull-down current is used to turn off the OR-ing FET. In the event of a falling V_{IN} transition in <1µs, (i.e., a catastrophic failure of the power source) the HSCOMP protects the common bus from the individual faulted power supply short by turning off the shorted supply's OR-ing MOSFET in less than 300ns, ensuring the integrity of the common bus voltage from reverse current to the damaged supply.

Once the correct V_{IN} > V_{OUT} relationship is established again, the ISL6146 again turns on the FET.

The FAULT pin is an open drain, active low output indicating that a fault or specific condition has occurred, these include:

- GATE is OFF (GATE < $V_{IN} + 0.2V$). Lack of conduction, not a fault, just not on. ISL6146D and ISL6146E do not respond to this condition
- Faults resulting in V_{IN} V_{OUT} > 0.57V when ON
- An open FET resulting in body diode conduction
- Excessive current through FET
- · FET Faults monitored and reported include
 - G-D, gate unable to drive to Q-pump voltage
 - G-S, gate unable to drive to Q-pump voltage
 - D-S shorts, when GATE is OFF VDS < 2V
 - V_{IN} < POR
 - Missing VIN
 - VIN shorted to GND

On the ISL6146C version, a conditional fault is also signalled if the $V_{\rm IN}$ is not within the programmed UVLO and OVP levels.

The ISL6146 has an on-chip over-temperature fault threshold of ~+140°C with a 20°C hysteresis. Although the ISL6146 itself produces little heat, it senses the environment in which it is, likely including a near by FET.

The ISL6146A/D and ISL6146B/E are functional variants with an enabling input of either polarity. This feature is used when the need to interrupt the current path via signaling is necessary. This is accomplished by implementing two FETs in series so that there is a body diode positioned to block current in either direction. This functionality is considered an additional enhancement to the OR-ing diode it replaces.

The ISL6146C employs the use of a programmable Undervoltage Lock Out (UVLO) and a programmable Overvoltage Protection (OVP) input. This allows the GATE to only turn-on when the monitored voltage is between the programmed lower and upper levels. This application would use the back-to-back FET configuration. In the event that the current path does not need to be interrupted then the EN, UVLO and OVP inputs can all be overridden.

The ISL6146D and ISL6146E are variants of the ISL6146A and ISL6146B respectively, the difference being the former do not respond to a nonconduction condition (when enabled and VIN > VOUT, the GATE is not on) unlike the latter that do signal a fault.



Applications Information

Power-up Considerations

BIAS AND VIN CONSTRAINTS

Upon power-up when the $V_{\rm IN}$ supply is separate from the BIAS supply, the BIAS voltage must be greater or equal to the $V_{\rm IN}$ voltage at all times.

When using a single supply for both the ISL6146 bias and the OR-ing supply, the V_{IN} and BIAS pins can be configured with a low value resistor between the two pins to provide some isolation and decoupling to support the chip bias even as the OR'd supply experiences voltage droops and surges. Although not necessary to do so, it is a best design practice for particularly noisy environments.

FET TO IC LAYOUT RECOMMENDATIONS

Connections from the FET(s) to the ISL6146 VIN and VOUT pins must be Kelvin in nature and as close to the FET drain and source PCB pads as possible to eliminate any trace resistance errors that can occur with high currents. This connection placement is most critical to providing the most accurate voltage sensing particularly when the back-to-back FET configuration is used. Likewise, connections from OVP, UVLO and ADJ are also critical to optimize accuracy.

ADJUSTING THE HS COMPARATOR REVERSE VOLTAGE THRESHOLD

The ISL6146 allows adjustment of the HS Comparator reverse voltage detection threshold (VR Vth), the difference in V_{OUT} - V_{IN} .

There are two valid ADJ pin configurations:

- 1. ADJ connected to VOUT: This makes the HS comparator threshold equal to the intrinsic error in the HS comparator input. This is the default condition and the most likely used configuration.
- A single resistor is connected from ADJ pin to ground: Making the HS comparator threshold = V_{OUT} - 4k/R_{ADJ}.

So, for a 100k Ω R_{EXT}, HS Comparator threshold = 40mV below VOUT and for a 5k Ω R_{EXT} HS comparator threshold = ~800mV below VOUT.

The recommended resistor range is $5k\Omega$ to $100k\Omega$ for this voltage adjustment.

At power-up, the HS comparator threshold is default set to the internal device error first, and then released to the user programmed threshold after the related circuits are ready. It takes ~20 μ s for the circuit to switch from the default setting to the user programmed threshold after a POR startup.

The current out of the ADJ pin with a resistor to GND is equal to $0.4 \text{V}/\text{R}_{\text{EXT.}}$

BACK-TO-BACK FET CONFIGURATION

When using the back-to-back FET configuration, the FET choice must be such that the voltage across both FETs at full current loading be less than the minimum forward voltage fault threshold of 400mV to avoid unintended fault notification. In this configuration, it may be tempting to use the enable inputs to force a path by switching between the two as opposed to having both paths on, and having the higher voltage source provide current. The problem with that is the timing of the FETs on and off, so that excessive V_{OUT} voltage droop is not introduced if the turn-off happens faster, or before the (or a slower) turn-on momentarily leaves the load with an inadequate power connection.

Typical Applications Circuits

There are four basic configurations that the ISL6146 can be used in:

- 1. For voltages >3V where the BIAS and V_{IN} are common
- 2. For a very low OR-ing voltage, <3V operation, BIAS >3V
- 3. For a voltage window compliant operation and,
- 4. For a signaled operation where the current path is controlled by an input signal or minimum voltage condition.

Each of these configurations can be tailored for the High Speed Comparator (HSCOMP) reverse threshold via the ADJ input being connected either to VOUT or to GND via a resistor as previously explained. Additionally, the voltage window is adjustable for both a minimum and maximum operating voltage via the UVLO and OVP inputs and a resistor divider also explained earlier. Also, soft-start and turn-on and turn-off characteristics can be tailored to suit.

The three evaluation platforms provided demonstrate the four basic configurations and provide for the additional tailoring of the various performance characteristics.



FIGURE 47. LOW VOLTAGE APPLICATION DIAGRAM



The circuit shown in Figure 1 on page 1 is the basic circuit used for OR-ing voltages >3V to 20V.

The ISL6146A application shown in Figure 47 is the configuration for OR-ing very low voltages of 1V to 3V. Additionally, this application shows the utilization of the ADJ input with a single resistor tied to GND. This provides the user a programmable level of $V_{OUT} > V_{IN}$ before the High Speed (HS) Comparator is activated and the GATE output is pulled down to allow for normal voltage fluctuations in the system.

Notice that in both of these circuits, the EN or $\overline{\text{EN}}$ inputs are defaulted to enabled and have no current path on/off control. Failure to do so correctly will result in only body diode conduction and a resulting fault indication.

The V_{IN} and V_{OUT} to FET and GND to ADJ connections are drawn to emphasize the Kelvin connection necessary to correctly monitor the voltage across the FET, and for the VR Vth monitor to eliminate any stray resistance effects.



FIGURE 48. TYPICAL ISL6146C APPLICATION DIAGRAM

The ISL6146C application shown in Figure 48 is limited to the 3V to 20V V_{IN} range and must implement the back-to-back FET configuration to utilize the UVLO and OVP inputs and capabilities. As the V_{IN} voltage rises above the minimum programmed voltage, the related OR-ing FETs will turn on and stay on until either the minimum voltage requirement is no longer met or the V_{IN} voltage exceeds its programmed maximum. The minimum and maximum programmed voltage levels are done with the resistor divider on the UVLO and OVP pins. These levels should be programmed to take into account conduction path losses to the load in addition to the IC operational constraints.

When using the back-to-back FET configuration, the user must chose FETs to ensure ($2r_{DS(ON)}$ + PCB IR) I_{LOAD} < 0.5V to avoid tripping the V_{IN} - V_{OUT} > 0.5V when ON fault.



FIGURE 49. CONTROLLED ON/OFF APPLICATION DIAGRAM

The application diagram in Figure 49 shows the ISL6146A or ISL6146B utilizing the EN or $\overline{\text{EN}}$ pin as a signalled input to open or close the conduction path from power supply to load. This feature can be implemented on OR-ing 1V to 20V but is shown for OR-ing <3V.

The enable input signaling can be simultaneous across the N+1 number of ISL6146s used.

Although not needed for thermal relief, connect the DFN EPAD to GND.

SWITCHOVER CIRCUITS

Switchover applications are different than OR-ing applications in that the former are looking for the presence of, or a condition of, a preferred supply in order to switch to it. Whereas true OR-ing consists of a redundant N+1 configuration with no preferred source.

The following 2 circuits are simple single ISL6146 switchover circuits optimized for situations particular to the V_{BATT} and V_{EXT} voltages relative to each other. Figure 50 shows an ISL6146B switchover circuit where V_{EXT}, when present, is the preferred source and V_{BATT} could be lesser or greater than V_{EXT}. This circuit senses the presence of the preferred voltage supply to a programmable threshold level that, when exceeded, V_{EXT} is passed to the output as V_{BATT} is disconnected from the output.

 ${\sf R}_1$ and ${\sf R}_2$ program the ${\sf V}_{EXT}$ level that must be preset for the preferred voltage to be passed to the output.

Q3 is necessary if V_{BATT} can ever exceed V_{EXT} to prevent current from flowing into V_{EXT} when present. The body diode of Q3 prevents that when Q1 is on regardless of the V_{BATT} voltage. The



ISL6146 bias is pulled from the common drain node to ensure an always adequate bias from either source when the other is absent.



FIGURE 50. ISL6146B EXTERNAL SWITCHOVER SCHEMATIC





All of the scope shots were taken with a 5A load and 100μ F of bulk load capacitance.

Figure 52 is a ISL6146A switchover circuit to use where the preferred V_{EXT} source is always greater than the V_{BATT}. Because this is so, there is no need for a 3rd FET for blocking as in Figure 50. Additionally, the preferred V_{EXT} source when present or at a programmed minimum threshold voltage via R₁ and R₂ divider, will turn on Q2/turn-off Q1 but when absent or not minimally adequate, will do the opposite. In this circuit, with the ISL6146A not connected to the battery, and thus no constant I_{VIN} load on it, which allows for longer battery life.

Bias voltage is pulled from the common output to ensure an always adequate IC bias from either source.



FIGURE 53. ISL6146A EXTERNAL SWITCHOVER SCHEMATIC



FIGURE 54. EXTERNAL SUPPLY > BATT SUPPLY CONNECTED



FN7667 Rev 5.00 Aug 17, 2015





ISL6146 Evaluation Platforms

Description and Use of the Evaluation Boards

The three ISL6146 evaluation boards are used to demonstrate the four application configurations discussed earlier. All the boards have ADJ shorted to VOUT with the PCB layout having the component footprints to insert a resistor of choice between ADJ and GND to adjust the HS COMP Vth. Likewise, the VIN is connected to BIAS but these can be separated to provide an adequate BIAS voltage when OR-ing <3V supplies or if providing a separate from VIN voltage to BIAS.

The **ISL6146AEVAL1Z** is configured to have a 8.5V minimum turn-on threshold with a 1.2V hysteresis.

The **ISL6146BEVAL1Z** is configured as a minimally featured maximum performance OR-ing FET controller for 3V to 20V.

The **ISL6146CEVAL1Z** is configured to operate with a 10.8V lower turn on threshold and 14.9V upper turn-off threshold.

All three boards are equipped with 50A capable FETs for high current evaluations and with a minimum of $V_{\rm IN}$ and $V_{\rm OUT}$ bulk capacitance likely to be found in any power system design.

After determining the BIAS source along with V_{IN} voltage criteria and configuring the evaluation board if necessary, for the application to be evaluated the board is ready for power.

Apply the BIAS voltage first (via the test points labeled BIAS), if separate from VIN, then the V_{IN} voltage. Monitor the provided test points for device performance with current loads up to 50A.

Figures 56 through 61 illustrate the three ISL6146 evaluation boards for the three typical applications in photograph and schematic form.

There are also 2 mini development boards named ISL6146DEVAL1Z and ISL6146EEVAL1Z. These boards are provided as a matching pair of either the ISL6146D or ISL6146E part type directly from the website or with either the ISL6146A or ISL6146B installed from the factory (contact support if desired). The small size (1" x 0.5") is suitable for adding into an existing circuit using another OR-ing FET controller. These small and simple boards have only the necessary components for its implementation utilizing the already present MOSFET(s) in the circuit it is being added to.

The mini evaluation circuit is designed to give the user the flexibility in either defaulting or signaling the enable ON or to use a V_{IN} voltage threshold to turn-on the IC function. Provided are access to the IC VIN, GATE and VOUT pins for best practices connections to the MOSFET(s) along with adjustable HS Vth via the ADJ pin and the FAULT output.

The mini evaluation circuit is documented in Figures 62, 63 and Table 2.





FIGURE 56. ISL6146AEVAL1Z



FIGURE 58. ISL6146BEVAL1Z



FIGURE 59. ISL6146BEVAL1Z SCHEMATIC

RENESAS



Q2 FQB6N50 J1 🔘 (1) Dadr Padr ド⋛ģ δ ₽₿₿₽ \$\$∞ VOUT_KEL GND J2 🔘 TP5 🕞 ADJ_1 TP6 GATE_1 윤美<u>"</u> U1 TP1 UIN_KEL GATE VOUT \downarrow_{A} VIN ADJ OVP FAULT TP3 - UVLO_1 4 UVLO GND - TP8 85 54 ISL6146CFUZ 8누글 R 7 Q12 036N50 Q11 VIN_2 J3 🔘 1 D D D D D 똔춯룆 5 ខ 5₹≥∞ ğ GND J4 🕜 ADJ_2 GATE_2 GND R11 JK1 U2 J6 4. GATE VOUT VIN ADJ FLT_2 TP17 OVP FAULT UVLO GND - ____ TP18 555 54 1 - TP19 음부림 ISL6146CFUZ ۰. \pm ₹ S H R13 +FIGURE 61. ISL6146CEVAL1Z SCHEMATIC





FIGURE 60. ISL6146CEVAL1Z

Dimensions are 1" x 0.5" (25.4mm x 12.7mm)

FIGURE 62. ISL6146DEVAL1Z

FIGURE 63. ISL6146EDEVAL1Z SCHEMATIC (Mini-eval)

FN7667 Rev 5.00

Aug 17, 2015



TABLE 2. ISL6146xEVALZ BOM						
REFERENCE DESIGNATOR	VALUE	DESCRIPTION	MANUFACTURER	PART NUMBER		
ISL6146AEVAL1Z						
U1, U2		ISL6146A OR-ing FET Controller	Intersil	ISL6146AFUZ		
Q1, Q2, Q11, Q12		30V, 50A FET	Various			
R1, 11	66.5kΩ	RES, SMD, 0603, 1%	Generic			
R2, R12, R6, R16	4.99kΩ	RES, SMD, 0603, 1%	Generic			
R3, R13	10Ω	RES, SMD, 0603, 1%	Generic			
R4, R14	0Ω	RES, SMD, 0603, 1%	Generic			
R5, R15	DNP	RES, SMD, 0603, 1%	Generic			
R7, R17	10kΩ	RES, SMD, 0603, 1%	Generic			
C1, C11, C5, C15	100µF	Alum. Elect SMD Cap	Generic			
C2, C3, C12, C13	1μF	CAP, SMD, 0603, 50V, 10%	Generic			
C4, C14	DNP	CAP, SMD, 0603, 50V, 10%	Generic			
TPx		Test Point	Generic			
Jx		Banana Jack	Generic			
ISL6146BEVAL1Z				•		
U1, U2		ISL6146B OR-ing FET Controller	Intersil	ISL6146BFUZ		
Q1, Q11		30V, 50A FET	Various			
R4, R14	4.99kΩ	RES, SMD, 0603, 1%	Generic			
R1, R10	10Ω	RES, SMD, 0603, 1%	Generic			
R2, R12	0Ω	RES, SMD, 0603, 1%	Generic			
R3, R13	DNP	RES, SMD, 0603, 1%	Generic			
R5, R15	10kΩ	RES, SMD, 0603, 1%	Generic			
C1, C11, C5, C15	100µF	Alum. Elect SMD Cap	Generic			
C2, C3, C12, C13	1µF	CAP, SMD, 0603, 50V, 10%	Generic			
C4, C14	DNP	CAP, SMD, 0603, 50V, 10%	Generic			
TPx		Test Point	Generic			
Jx		Banana Jack	Generic			
ISL6146CEVAL1Z						
U1, U2		ISL6146C OR-ing FET Controller	Intersil	ISL6146CFUZ		
Q1, Q2, Q11, Q12		30V, 50A FET	Various			
R1, 11	93.1kΩ	RES, SMD, 0603, 1%	Generic			
R2, R12	1.4kΩ	RES, SMD, 0603, 1%	Generic			
R3, R13	4.53kΩ	RES, SMD, 0603, 1%	Generic			
R4, R14	0Ω	RES, SMD, 0603, 1%	Generic			
R5, R15	DNP	RES, SMD, 0603, 1%	Generic			
R6, R16	4.99kΩ	RES, SMD, 0603, 1%	Generic			
R7, R17	10kΩ	RES, SMD, 0603, 1%	Generic			
C1, C11, C3, C13	100µF	Alum. Elect SMD Cap	Generic			
C2, C12	1μF	CAP, SMD, 0603, 50V, 10%	Generic			
TPx		Test Point	Generic			
Jx		Banana Jack	Generic			



TABLE 2. ISL6146xEVALZ BOM (Continued)						
REFERENCE DESIGNATOR	VALUE	DESCRIPTION	MANUFACTURER	PART NUMBER		
ISL6146DEVAL1Z						
U1		ISL6146D OR-ing FET Controller	Intersil	ISL6146DFUZ		
R1, R2, R3	DNP	RES, SMD, 0603, 1%	Generic			
R4	4.99kΩ	RES, SMD, 0603, 1%	Generic			
R5	10kΩ	RES, SMD, 0603, 1%	Generic			
C1, C2	1μF	CAP, SMD, 0603, 50V, 10%	Generic			
ISL6146EEVAL1Z						
U1		ISL6146E OR-ing FET Controller	Intersil	ISL6146EFUZ		
R1, R2, R3	DNP	RES, SMD, 0603, 1%	Generic			
R4	4.99kΩ	RES, SMD, 0603, 1%	Generic			
R5	10kΩ	RES, SMD, 0603, 1%	Generic			
C1, C2	1μF	CAP, SMD, 0603, 50V, 10%	Generic			

© Copyright Intersil Americas LLC 2010-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN7667 Rev 5.00 Aug 17, 2015



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE	
August 17, 2015	FN7667.5	Added a capacitor to each device in Figure 1 on page 1. Updated the Ordering Information table on page 5. Updated POD "L8.3x3J" on page 27 to the latest revision.	
April 3, 2013	FN7667.4	Added ISL6146DEVAL1Z and ISL6146EEVAL1Z related information. Figures 62 and 63. Corrected labels in Figure 61.	
September 27, 2012	FN7667.3	Added tape and reel parts to Ordering Information table for ISL6146A/B/C/D/E products. Thermal Information - removed Pb-Free Reflow link	
June 18, 2012	FN7667.2	Added ISL6146D and ISL6146E. References to these products added throughout the datasheet. Added Figures 45 and 46 to illustrate the fault differences between ISL6146A/B and ISL6146D/E. Moved Figure 50 and revised the related text on page 20 before the evaluation board section. Added Figures 51 - 55 and related text on page 20 to page 21.	
February 27, 2012	FN7667.1	Removed note "MSOP packaged parts to be released soon" from "Ordering Information" on page 5. Added Figures 42 and 43 on page 15.	
December 16, 2011	FN7667.0	Initial Release	

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting <u>www.intersil.com/ask</u>.

Reliability reports are also available from our website at www.intersil.com/support



Package Outline Drawing

L8.3x3J

8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 1 3/15



BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN





DETAIL "X"

NOTES:

- Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05



5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).

The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



Package Outline Drawing

M8.118

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE Rev 4, 7/11

Η

0.25 - 0.36

0.08 M C A-B D



DETAIL "X" 1.10 MAX SIDE VIEW 2 0.09 - 0.20 0.95 REF GAUGE PLANE 0.25 ł 3°±3° 0.55 ± 0.15 DETAIL "X" С SEATING PLANE



SIDE VIEW 1

TYPICAL RECOMMENDED LAND PATTERN

NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- /5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.



0.85±010

0.10 ± 0.05 0.10 C