# RENESAS

# DATASHEET

# ISL267440, ISL267450A

10-Bit and 12-Bit, 1MSPS SAR ADCs

The ISL267440 and ISL267450A are 10-bit and 12-bit, 1MSPS sampling SAR-type ADCs featuring excellent linearity over supply and temperature variations. These devices are drop-in compatible with the AD7440 and AD7450A. The robust, fully-differential input offers high impedance to minimize errors due to leakage currents, and the specified measurement accuracy is maintained with input signals up to the supply rails.

The reference accepts inputs from 0.1V to 2.2V for 3V operation and 0.1V to 3.5V for 5V operation. This provides design flexibility in a wide variety of applications. The ISL267440, ISL267450A also feature up to 8kV Human Body Model ESD survivability.

The serial digital interface is SPI compatible and is easily interfaced to popular FPGAs and microcontrollers. Power dissipation is 8.5mW at a sampling rate of 1MSPS, and just 5 $\mu$ W between conversions utilizing Auto Power-Down mode (with a 5V supply). The ISL267440, ISL267450A are excellent solutions for remote industrial sensors and battery-powered instruments.

The ISL267440, ISL267450A are available in an 8 lead MSOP package, and are specified for operation over the Industrial temperature range (-40 °C to +85 °C).

### **Features**

- Drop-in Compatible with AD7440, AD7450A
- Differential Input
- Simple SPI-compatible Serial Digital Interface
- Guaranteed No Missing Codes
- 1MHz Sampling Rate
- 3V or 5V Operation
- Low Operating Current
  - 1.25mA at 1MSPS with 3V Supplies
  - 1.70mA at 1MSPS with 5V Supplies
- Power-down Current between Conversions: 1µA
- Excellent Differential Non-Linearity
- Low THD: -83dB (typ)
- Pb-Free (RoHS Compliant)
- Available in MSOP Package

### **Applications**

- Remote Data Acquisition
- Battery Operated Systems
- Industrial Process Control
- Energy Measurement
- Data Acquisition Systems
- Pressure Sensors
- Flow Controllers



FIGURE 1. BLOCK DIAGRAM



FIGURE 2. DIFFERENTIAL LINEARITY ERROR vs CODE



FN7708 Rev.2.00 June 28, 2012

# **Typical Connection Diagram**



# **Pin Configuration**



# **Pin Descriptions**

ISL267440, ISL267450A					
PIN NAME	IE PIN NUMBER DESCRIPTION				
VDD	8	Supply voltage, +2.7V to 5.25V.			
SCLK	7	Serial clock input. Controls digital I/O timing and clocks the conversion.			
SDATA	6	Digital conversion output.			
CS	5	Chip select input. Generally controls the start of a conversion though not always the sampling signal.			
GND	4	Ground			
VIN-	3	Negative analog input.			
VIN+	2	Positive analog input.			
VREF	1	Reference voltage.			

# **Ordering Information**

PART NUMBER (Note 4)	PART MARKING	V <sub>DD</sub> RANGE (V)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
ISL267440IUZ (Note 3)	67440	2.7 to 5.25	-40 to +85	8 Ld MSOP	M8.118
ISL267440IUZ-T (Notes 1, 3)	67440	2.7 to 5.25	-40 to +85	8 Ld MSOP	M8.118
ISL267440IUZ-T7A (Notes 1, 3)	67440	2.7 to 5.25	-40 to +85	8 Ld MSOP	M8.118
ISL267450AIUZ (Note 3)	7450A	2.7 to 5.25	-40 to +85	8 Ld MSOP	M8.118
ISL267450AIUZ -T (Notes 1, 3)	7450A	2.7 to 5.25	-40 to +85	8 Ld MSOP	M8.118
ISL267450AIUZ -T7A (Notes 1, 3)	7450A	2.7 to 5.25	-40 to +85	8 Ld MSOP	M8.118
ISL267440IHZ-T (Notes 1, 2)	7440 (Note 5)	2.7 to 5.25	-40 to +85	8 Ld SOT-23	P8.064
ISL267440IHZ-T7A (Notes 1, 2)	7440 (Note 5)	2.7 to 5.25	-40 to +85	8 Ld SOT-23	P8.064
ISL267450AIHZ-T (Notes 1, 2)	450A (Note 5)	2.7 to 5.25	-40 to +85	8 Ld SOT-23	P8.064
SL267450AIHZ-T7A (Notes 1, 2)	450A (Note 5)	2.7 to 5.25	-40 to +85	8 Ld SOT-23	P8.064

NOTES:

1. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate -e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL267440</u> or <u>ISL267450A</u>. For more information on MSL please see techbrief <u>TB363</u>.

5. The part marking is located on the bottom of the part.

# **Table of Contents**

Absolute Maximum Ratings	. 5
Thermal Information	. 5
Electrical Specifications	. 5
Timing Specifications	. 7
Typical Performance Characteristics	. 8
Functional Description	11
ADC Transfer Function Analog Input Voltage Reference Input Converter Operation Power-On Reset Acquisition Time Short Cycling	11 12 13 13 13
Power vs Throughput Rate	
Serial Digital Interface	14
Data Format	15
Terminology	15
Signal-to-(Noise + Distortion) Ratio (SINAD).   Total Harmonic Distortion   Peak Harmonic or Spurious Noise (SFDR)   Intermodulation Distortion   Aperture Delay   Aperture Jitter   Full Power Bandwidth   Common-Mode Rejection Ratio (CMRR)   Integral Nonlinearity (INL)   Differential Nonlinearity (DNL)   Zero-Code Error   Positive Gain Error   Track and Hold Acquisition Time   Power Supply Rejection Ratio (PSRR)	$\begin{array}{c} 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 $
Application Hints	
Revision History	
Products	
M8.118.	-
P8.064	18

#### **Absolute Maximum Ratings**

Any Pin to GND
Human Body Model (Tested per JESD22-A114F)

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
8 Ld MSOP Package (Notes 6, 7)	165	64
8 Ld SOT-23 Package (Notes 6, 7)	135	99
Operating Temperature		40°C to +85°C
Storage Temperature		65°C to +150°C
Junction Temperature		+150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

6.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.

7. For  $\theta_{JC},$  the "case temp" location is taken at the package top center.

				ISL267440		ISL267450A			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
DYNAMIC	PERFORMANCE			•					
SINAD	Signal-to (Noise + Distortion) Ratio	f <sub>IN</sub> = 100kHz V <sub>DD</sub> = +4.75V to +5.25V	61.0	61.6		70.0	71.4		dB
		f <sub>IN</sub> = 100kHz V <sub>DD</sub> = +3.0V to +3.6V	60.7	61.5		68.5	70.5		dB
THD	Total Harmonic Distortion	f <sub>IN</sub> = 100kHz V <sub>DD</sub> = +4.75V to +5.25V		-82	-74		-84	-76	dB
		f <sub>IN</sub> = 100kHz V <sub>DD</sub> = +3.0V to +3.6V		-80	-72		-84	-74	dB
SFDR Spurious I	Spurious Free Dynamic Range	f <sub>IN</sub> = 100kHz V <sub>DD</sub> = +4.75V to +5.25V		-82	-76		-87	-76	dB
		f <sub>IN</sub> = 100kHz V <sub>DD</sub> = +3.0V to +3.6V		-82	-74		-85	-74	dB
IMD	Intermodulation Distortion	2nd and 3rd order, f <sub>IN</sub> = 90kHz, 110kHz		-92			-95		dB
tpd	Aperture Delay			1			1		ns
$\Delta tpd$	Aperture Jitter			15			15		ps
β <b>3dB</b>	Full Power Bandwidth	@ -3dB		15			15		MHz
DC ACCUR	ACY				÷				
Ν	Resolution		10			12			Bits
INL	Integral Nonlinearity		-0.5	±0.1	0.5	-1	±0.4	1	LSB
DNL	Differential Nonlinearity	Guaranteed no missed codes to 12- bits (ISL267450A) or 10 bits (ISL267440)	-0.5	±0.1	0.5	-0.95	±0.3	0.95	LSB
OFFSET	Zero-Code Error	Zero Volt Differential Input	-2.5	±0.2	2.5	4	±0.2	6	LSB
GAIN	Positive Gain Error	± REF input range	-1	±0.1	1	-2	±0.1	2	LSB
GAIN	Negative Gain Error		-1	±0.1	1	-2	±0.1	2	LSB
ANALOG II	NPUT (Note 9)								
AIN	Full-Scale Input Span	2 x V <sub>REF</sub>		VIN+-VIN-			VIN+ - VIN-		v

**Electrical Specifications**  $v_{DD}$  = +3.0V to +3.6V,  $f_{SCLK}$  = 18MHz,  $f_S$  = 1MSPS,  $v_{REF}$  = 2.0V;  $v_{DD}$  = +4.75V to +5.25V,  $f_{SCLK}$  = 18MHz,  $f_S$  = 1MSPS,  $v_{REF}$  = 2.5V;  $v_{CM}$  =  $v_{REF}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C.



**Electrical Specifications**  $V_{DD}$  = +3.0V to +3.6V,  $f_{SCLK}$  = 18MHz,  $f_S$  = 1MSPS,  $V_{REF}$  = 2.0V;  $V_{DD}$  = +4.75V to +5.25V,  $f_{SCLK}$  = 18MHz,  $f_S$  = 1MSPS,  $V_{REF}$  = 2.5V;  $V_{CM}$  =  $V_{REF}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C. **Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)** 

			ISL267440				ISL267450A		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
	Absolute Input Voltage Range								
VIN+, VIN-	VIN+	V <sub>CM</sub> = V <sub>REF</sub>		V <sub>CM</sub> ±V <sub>REF</sub> /2			V <sub>CM</sub> ±V <sub>REF</sub> /2		۷
	VIN-			V <sub>CM</sub> ±V <sub>REF</sub> /2			V <sub>CM</sub> ±V <sub>REF</sub> /2		V
ILEAK	Input DC Leakage Current		-1		1	-1		1	μA
C <sub>VIN</sub>	Input Capacitance	Track/Hold mode		13/5			13/5		pF
REFERENC	EINPUT	1	1	1	1		1	1	
V <sub>REF</sub>	V <sub>REF</sub> Input Voltage Range	V <sub>DD</sub> = 3V (1% tolerance for specified performance)		2.0			2.0		v
		V <sub>DD</sub> = 5V (1% tolerance for specified performance)		2.5			2.5		v
ILEAK	DC Leakage Current		-1		1	-1		1	μA
C <sub>REF</sub>	REF Input Capacitance	Track/Hold mode		21/18.5			21/18.5		pF
LOGIC INPL	лѕ	-	1	l			1	1	
VIH	Input High Voltage		2.4			2.4			V
V <sub>IL</sub>	Input Low Voltage				0.8			0.8	V
ILEAK	Input Leakage Current		-1		1	-1		1	μA
CIN	Input Capacitance			10			10		pF
LOGIC OUT	PUTS	1	I	1			1		1
VOH	Output High Voltage	I <sub>SOURCE</sub> = 200µA	V <sub>DD</sub> - 0.3			V <sub>DD</sub> - 0.3	1		V
V <sub>OL</sub>	Output Low Voltage	I <sub>SINK</sub> = 200μA			0.4			0.4	v
I <sub>OZ</sub>	Floating-State Output Current		-1		1	-1		1	μA
COUT	Floating-State Output Capacitance			10			10		pF
	Output Coding		Two's Complement						I
CONVERSIO	ON RATE								
tCONV	Conversion Time	f <sub>SCLK</sub> = 18MHz			888			888	ns
tACQ	Acquisition Time				200			200	ns
f <sub>max</sub>	Throughput Rate				1000			1000	kSPS
	QUIREMENTS							I	L
V <sub>DD</sub>	Positive Supply Voltage Range		2.7		3.6	2.7		3.6	v
			4.75		5.25	4.75		5.25	v
I <sub>DD</sub>	Positive Supply Input Current								<u>I</u>
	Static				1			1	μA
	Dynamic	3V			1250			1250	μA
		5V			1700			1700	μA
	Power Dissipation		I	I	I	I	I	I	<u> </u>
	Static Mode	V <sub>DD</sub> = 3V			3			3	μW
		$V_{DD} = 5V$			5			5	μW
	Dynamic	V <sub>DD</sub> = 3V, f <sub>smpl</sub> = 1MSPS			3.75			3.75	mW
	-	$V_{DD} = 5V, f_{smpl} = 1MSPS$			8.50			8.50	mW

NOTES:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

9. The absolute voltage applied to each analog input must be between GND and V<sub>DD</sub> to guarantee datasheet performance.

**Timing Specifications** Limits established by characterization and are not production tested.  $V_{DD} = 3.0V$  to 3.6V,  $f_{SCLK} = 18MHz$ ,  $f_S = 1MSPS$ ,  $V_{REF} = 2.0V$ ;  $V_{DD} = 4.75V$  to 5.25V,  $f_{SCLK} = 18MHz$ ,  $f_S = 1MSPS$ ,  $V_{REF} = 2.5V$ ;  $V_{CM} = V_{REF}$  unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +85°C.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNITS
<sup>f</sup> SCLK	Clock Frequency		0.01		18	MHz
<sup>t</sup> SCLK	Clock Period		55			ns
t <sub>ACQ</sub>	Acquisition Time (Note 10)					ns
tCONV	Conversion Time				888	ns
tcsw	CS Pulse Width		10			ns
tcss	$\overline{\text{CS}}$ Falling Edge to S <sub>CLK</sub> Falling Edge Setup Time		10			ns
t <sub>CDV</sub>	CS Falling Edge to SDATA Valid				20	ns
<sup>t</sup> CLKDV	SCLK Falling Edge to SDATA Valid				40	ns
<sup>t</sup> SDH	SCLK Falling Edge to SDATA Hold		10			ns
tsw	SCLK Pulse Width		0.4 x t <sub>SCLK</sub>		0.6 x t <sub>SCLK</sub>	ns
<sup>t</sup> DISABLE	SCLK Falling Edge to SDATA Disable Time (Note 11)	Extrapolated back to true bus relinquish	10		35	ns
tquiet	Quiet Time Before Sample		60			ns

NOTE:

10. Read the "Acquisition Time" section on page 13 for a discussion of this parameter.

11. During characterization, t<sub>DISABLE</sub> is measured from the release point with a 10pF load (see Figure 4) and the equivalent timing using the AD7440/450A loading (25pF) is calculated.



FIGURE 3. SERIAL INTERFACE TIMING DIAGRAM



FIGURE 4. EQUIVALENT LOAD CIRCUIT



### **Typical Performance Characteristics**



FIGURE 5. ISL267450A SINAD vs ANALOG INPUT FREQUENCY FOR VARIOUS SUPPLY VOLTAGES







FIGURE 9. PSRR vs SUPPLY RIPPLE FREQUENCY WITHOUT SUPPLY DECOUPLING



FIGURE 6. ISL267450A DYNAMIC PERFORMANCE WITH  $V_{DD} = 5V$ 



FIGURE 8. TYPICAL DNL FOR THE ISL267450A FOR  $V_{DD} = 5V$ 





# Typical Performance Characteristics (Continued)







FIGURE 13. CHANGE IN DNL vs VREF FOR THE ISL267450A FOR  $V_{\mbox{DD}}$  = 3V





FIGURE 12. CHANGE IN INL vs VREF FOR THE ISL267450A FOR  $V_{DD}$  = 3V



FIGURE 14. CHANGE IN OFFSET ERROR vs REFERENCE VOLTAGE FOR  $V_{DD}$  = 5V AND 3V FOR THE ISL267450A





FN7708 Rev.2.00 June 28, 2012

# Typical Performance Characteristics (Continued)



FIGURE 17. HISTOGRAM OF 10,000 CONVERSIONS OF A DC INPUT FOR THE ISL267450A WITH  $V_{\mbox{DD}}$  = 5V







FIGURE 18. TYPICAL DNL FOR THE ISL267440 FOR  $V_{DD}$  = 5V



FIGURE 20. TYPICAL INL FOR THE ISL267440 FOR  $V_{DD} = 5V$ 



## **Functional Description**

The ISL267440, ISL267450A are based on a successive approximation register (SAR) architecture utilizing capacitive charge redistribution digital to analog converters (DACs). Figure 21 shows a simplified representation of the converter. During the acquisition phase (ACQ) the differential input is stored on the sampling capacitors (CS). The comparator is in a balanced state since the switch across its inputs is closed. The signal is fully acquired after  $t_{ACO}$  has elapsed, and the switches then transition to the conversion phase (CONV) so the stored voltage may be converted to digital format. The comparator will become unbalanced when the differential switch opens and the input switches transition (assuming that the stored voltage is not exactly at mid-scale). The comparator output reflects whether the stored voltage is above or below mid-scale, which sets the value of the MSB. The SAR logic then forces the capacitive DACs to adjust up or down by one guarter of full-scale by switching in binarily weighted capacitors. Again, the comparator output reflects whether the stored voltage is above or below the new value, setting the value of the next lowest bit. This process repeats until all 12 bits have been resolved.



FIGURE 21. SAR ADC ARCHITECTURAL BLOCK DIAGRAM

An external clock must be applied to the SCLOCK pin to generate a conversion result. The allowable frequency range for SCLOCK is 10kHz to 18MHz (556SPS to 1MSPS). Serial output data is transmitted on the falling edge of SCLOCK. The receiving device (FPGA, DSP or Microcontroller) may latch the data on the rising edge of SCLOCK to maximize set-up and hold times.

A stable, low-noise reference voltage must be applied to the VREF pin to set the full-scale input range and common-mode voltage. See "Voltage Reference Input" on page 12 for more details.

#### **ADC Transfer Function**

The output coding for the ISL267440, ISL267450A is twos complement. The first code transition occurs at successive LSB values (i.e., 1 LSB, 2 LSB, and so on). The LSB size of the ISL267450A is 2\*VREF/4096, while the LSB size of the ISL267440 is 2\*VREF/1024. The ideal transfer characteristic of the ISL267440, ISL267450A is shown in Figure 22.



FIGURE 22. IDEAL TRANSFER CHARACTERISTICS

#### **Analog Input**

The ISL267440, ISL267450A feature a fully differential input with a nominal full-scale range equal to twice the applied VREF voltage. Each input swings VREF  $V_{P,P}$ , 180° out of phase from one another for a total differential input of 2\*VREF (refer to Figure 23). Differential signaling offers several benefits over a single-ended input, such as:

- Doubling of the full-scale input range (and therefore the dynamic range)
- Improved even order harmonic distortion
- · Better noise immunity due to common mode rejection



FIGURE 23. DIFFERENTIAL INPUT SIGNALING

Figure 24 shows the relationship between the reference voltage and the full-scale input range for two different values of VREF.







Note that there is a trade-off between VREF and the allowable common mode input voltage (VCM). The full-scale input range is proportional to VREF; therefore the VCM range must be limited for larger values of VREF in order to keep the absolute maximum and minimum voltages on the V<sub>IN</sub>+ and V<sub>IN</sub>- pins within specification. Figures 25 and 26 illustrate this relationship for 5V and 3V operation, respectively. The dashed lines show the theoretical VCM range based solely on keeping the V<sub>IN</sub>+ and V<sub>IN</sub>- pins within the supply rails. Additional restrictions are imposed due to the required headroom of the input circuitry, resulting in practical limits shown by the shaded area.







FIGURE 26. RELATIONSHIP BETWEEN VREF AND VCM FOR  $V_{DD} = 3V$ 

#### **Voltage Reference Input**

An external low-noise reference voltage must be applied to the VREF pin to set the full-scale input range of the converter. The reference input accepts voltages ranging from 0.1V to 2.2V for 3V operation and 0.1V to 3.5V for 5V operation. The device is specified with a reference voltage of 2.5V for 5V operation and 2.0V for 3V operation.

Figures 27 and 28 illustrate possible voltage reference options for the ISL267440/ISL26750A. Figure 27 uses the precision ISL21090 voltage reference which exhibits exceptionally low drift and low noise. The ISL21090 must use a power supply greater than 4.7V. The VREF input pin of the ISL267XX devices uses very low current, so the decoupling capacitor can be small  $(0.1\mu F)$ .

Figure 28 illustrates the ISL21010 voltage reference being used with these ADCs. The ISL21010 series voltage references have higher noise and drift than the ISL26090 devices, but they consume very low operating current and are excellent for battery-powered applications.



FIGURE 27. PRECISION VOLTAGE REFERENCE FOR +5V SUPPLY



FIGURE 28. VOLTAGE REFERENCE FOR +2.7V TO +3.6V, OR FOR +5V SUPPLY

#### **Converter Operation**

The ISL267440 and ISL267450A are designed to minimize power consumption by only powering up the SAR comparator during conversion time. When the converter is in track mode (its sample capacitors are tracking the input signal) the SAR comparator is powered down. The state of the converter is dictated by the logic state of  $\overline{CS}$ . When  $\overline{CS}$  is high, the SAR comparator is powered down while the sampling capacitor array is tracking the input. When CS transitions low, the capacitor array immediately captures the analog signal that is being tracked. After  $\overline{\text{CS}}$  is taken low, the SCLK pin is toggled 16 times. For the first 3 clocks, the comparator is powered up and auto-zeroed, then the SAR decision process is begun. This process uses 12 SCLK cycles for the 12-bit ISL267450A. Each SAR decision is presented to the SDATA output on the next clock cycle after the SAR decision is performed. The SAR process (12 bits) is completed on SCLK cycle 15. At this point in time, the SAR comparator is powered down and the capacitor array is placed back into Track mode. The last SAR comparator decision is output from SDATA on the 16th SCLK cycle. When the last data bit is output from SDATA, the output switches to a logic 0 until  $\overline{CS}$ is taken high, at which time, the SDATA output enters a High-Z state.

Figures 29 and 30 on page 14 illustrate the system timing for the 12, and 10-bit converters respectively.

#### **Power-On Reset**

When power is first applied, the ISL267440/ISL267450A performs a power-on reset that requires approximately 2.5ms to execute. After this is complete, a single dummy conversion must be executed (by taking  $\overline{CS}$  low) in order to initialize the switched capacitor track and hold. The dummy conversion cycle will take 1µs with an 18MHz SCLK. Once the dummy cycle is complete, the ADC mode will be determined by the state of  $\overline{CS}$ . Regular conversions can be started immediately after this dummy cycle is complete is completed and time has been allowed for proper acquisition.

#### **Acquisition Time**

To achieve the maximum sample rate (1MSps) in the ISL267450A device, the maximum acquisition time is 200ns. For slower conversion rates, or for conversions performed using a slower SCLK value than 18MHz, the minimum acquisition time is 200ns. This same minimum applies to the ISL267440. This minimum acquisition time also applies to all the devices if short cycling is utilized.

#### **Short Cycling**

In cases where a lower resolution conversion is acceptable,  $\overline{CS}$  can be pulled high before all SCLK falling edges have elapsed. This is referred to as short cycling, and it can be used to further optimize power dissipation. In this mode, a lower resolution result will be output, but the ADC will enter static mode sooner and exhibit a lower average power consumption than if the complete conversion cycle were carried out. The minimum acquisition time (t<sub>ACQ</sub>) requirement of 200ns must be met for the next conversion to be valid.





FIGURE 30. ISL267440 SYSTEM TIMING

#### **Power vs Throughput Rate**

The ISL267440 and ISL267450A provide reduced power consumption at lower conversion rates by automatically switching into a low-power mode after completing a conversion. The average power consumption of the ADC decreases at lower throughput rates. Figure 31 shows the typical power consumption over a wide range of throughput rates.



## **Serial Digital Interface**

Conversion data is accessed with an SPI-compatible serial interface. The interface consists of the serial clock (SCLK), serial data output (SDATA), and chip select  $(\overline{CS})$ .

The serial interface is designed around using 16 SCLK cycles to perform an autozero on the SAR comparator and additional SCLK cycles for SAR comparator decisions (12 SLCKs in the 12-bit device, 10 SCLKs in the 10-bit device, and 8 SCLKs in the 8-bit device). If short cycling is not used, all converter throughput cycles take 16 SCLKs. The SDATA output goes low after the last conversion decision has been presented to the SDATA output, as shown in Figures 29 and 30.



#### **Data Format**

Output data is encoded in two's complement format as shown in Table 1. The voltage levels in the table are idealized and don't account for any gain/offset errors or noise.

INPUT	VOLTAGE	DIGITAL OUTPUT
-Full Scale	-VREF	1000 0000 0000
-Full Scale + 1LSB	-VREF+ 1LSB	1000 0000 0001
Midscale	0	0000 0000 0000
+Full Scale – 1LSB	+VREF- 1LSB	0111 1111 1110
+Full Scale	+VREF	0111 1111 1111

TABLE 1. TWO'S COMPLEMENT DATA FORMATTING

# Terminology

#### Signal-to-(Noise + Distortion) Ratio (SINAD)

This is the measured ratio of signal-to-(noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $f_s/2$ ), excluding DC. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-(noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal-to-(Noise + Distortion) = (6.02 N + 1.76) dB (EQ. 1)

Thus, for a 12-bit converter this is 74dB, and for a 10-bit this is 62dB.

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the ISL267440, ISL267450A, it is defined as:

THD(dB) = 
$$20\log_{\sqrt{\frac{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}{V_1^2}}}$$
 (EQ. 2)

where V<sub>1</sub> is the rms amplitude of the fundamental and V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>5</sub>, and V<sub>6</sub> are the rms amplitudes of the second to the sixth harmonics.

#### **Peak Harmonic or Spurious Noise (SFDR)**

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to fs/2 and excluding DC) to the rms value of the fundamental (also referred to as Spurious Free Dynamic Range (SFDR)). Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

#### **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m and n = 0, 1, 2 or 3. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the

second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb), and (fa - 2fb).

The ISL267440, ISL267450A is tested using the CCIF standard, where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves, while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.

#### **Aperture Delay**

This is the amount of time from the leading edge of the sampling clock until the ADC actually takes the sample.

#### **Aperture Jitter**

This is the sample-to-sample variation in the effective point in time at which the actual sample is taken.

#### **Full Power Bandwidth**

The full power bandwidth of an ADC is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input.

#### **Common-Mode Rejection Ratio (CMRR)**

The common-mode rejection ratio is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of a 250mV<sub>P-P</sub> sine wave applied to the common-mode voltage of VIN+ and VIN- of frequency fs:

$$CMRR(dB) = 10log(Pfl/Pfs)$$
(EQ. 3)

*Pf* is the power at the frequency f in the ADC output; *Pfs* is the power at frequency fs in the ADC output.

#### **Integral Nonlinearity (INL)**

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

#### **Differential Nonlinearity (DNL)**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### **Zero-Code Error**

This is the deviation of the midscale code transition (111...111 to 000...000) from the ideal VIN+ – VIN- (i.e., 0 LSB).

#### **Positive Gain Error**

This is the deviation of the last code transition (011...110 to 011...111) from the ideal VIN+ – VIN– (i.e., +REF – 1 LSB), after the zero code error has been adjusted out.

#### **Negative Gain Error**

This is the deviation of the first code transition (100...000 to 100...001) from the ideal VIN+ – VIN– (i.e., – REF + 1 LSB), after the zero code error has been adjusted out.



#### **Track and Hold Acquisition Time**

The track and hold acquisition time is the minimum time required for the track and hold amplifier to remain in track mode for its output to reach and settle to within 0.5 LSB of the applied input signal.

#### **Power Supply Rejection Ratio (PSRR)**

The power supply rejection ratio is defined as the ratio of the power in the ADC output at full-scale frequency, f, to ADC VDD supply of frequency  $f_S$ . The frequency of this input varies from 1kHz to 1MHz.

PSRR(dB) = 10log(Pf/Pfs)(EQ. 4)

Pf is the power at frequency f in the ADC output; Pfs is the power at frequency  $f_s$  in the ADC output.

# **Application Hints**

#### **Grounding and Layout**

The printed circuit board that houses the ISL267440, ISL267450A should be designed so that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. A minimum etch technique is generally best for ground planes since it gives the best shielding. Digital and analog ground planes should be joined in only one place, and the connection should be a star ground point established as close to the GND pin on the ISL267440, ISL267450A as possible. Avoid running digital lines under the device, as this will couple noise onto the die. The analog ground plane should be allowed to run under the ISL267440, ISL267450A to avoid noise coupling.

The power supply lines to the device should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.

Fast switching signals, such as clocks, should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a double-sided board.

In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side.

Good decoupling is also important. All analog supplies should be decoupled with  $\mu$ F tantalum capacitors in parallel with 0.1 $\mu$ F capacitors to GND. To achieve the best from these decoupling components, they must be placed as close as possible to the device.

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
June 15, 2012	FN7708.2	Page 2- Typical Connection Diagram: Added value to cap 0.1µF and removed '+' from the 0.1 capacitor. Page 3, Ordering Information Table: "Removed coming soon on all the SOT23's." Page11- Figure22, Ideal Transfer Characteristics: replaced the diagram for clarity.
March 22, 2012	FN7708.1	Page 12 - Updated Voltage Reference Input section   Page 13 - Removed Applications Information section   Pages 13, 14 - Replaced/updated the following sections: Power-Down/Standby Modes, Dynamic Mode, Static   Mode, Short Cycling, Power-on Reset, Power vs Throughput Rate, and Serial Digital Interface with:   Converter Operation, Power-On Reset, Acquisition Time, Short Cycling, Power vs Throughput Rate, and Serial   Digital Interface setions.   Page 18 - Added package outline drawing P8.064
December 5, 2011	FN7708.0	Initial release.

### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISL267440</u>, <u>ISL267450A</u>

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

# **Package Outline Drawings**

#### M8.118

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE











TYPICAL RECOMMENDED LAND PATTERN

NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in ( ) are for reference only.

#### Small Outline Transistor Plastic Packages (SOT23-8)



#### P8.064

8 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.009	0.015	0.22	0.38	-
b1	0.009	0.013	0.22	0.33	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.008	0.08	0.20	6
D	0.111	0.118	2.80	3.00	3
E	0.103	0.118	2.60	3.00	-
E1	0.060	0.067	1.50	1.70	3
е	0.025	0.0256 Ref		Ref	-
e1	0.076	8 Ref	1.95	5 Ref	-
L	0.014	0.022	0.35	0.55	4
L1	0.024	Ref.	0.60	Ref.	
L2	0.010	) Ref.	0.25	Ref.	
Ν	8	3	1	8	
R	0.004	-	0.10	-	
R1	0.004	0.010	0.10	0.25	
α	0 <sup>0</sup>	8 <sup>0</sup>	0 <sup>0</sup>	8 <sup>0</sup>	-
					Rev. 2 9/03

#### NOTES:

1. Dimensioning and tolerance per ASME Y14.5M-1994.

- 2. Package conforms to EIAJ SC-74 and JEDEC MO178BA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

#### © Copyright Intersil Americas LLC 2011-2012. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

