PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017


GENERAL DESCRIPTION

The 874211 is a high performance $\div 1/\div 2$ Differential-to-LVDS Clock Generator. The CLK, nCLK pair can accept most standard differential input levels. The 874211 is characterized to operate from a 3.3V power supply. Guaranteed part-to-part skew characteristics make the 874211 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- One differential LVDS output
- One differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum clock input frequency: 1GHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVDS levels with resistor bias on nCLK input
- Part-to-part skew: 500ps (maximum)
- Propagation delay: 1.7ns (maximum)
- Additive phase jitter, RMS @ 155.52MHz: 0.17ps (typical)
- Full 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- For functional replacement device use 87321

BLOCK DIAGRAM



PIN ASSIGNMENT



87421I

8-Lead SOIC 3.90mm x 4.90mm x 1.37mm package body M Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	CLK	Input	Pulldown	Non-inverting differential clock input.
2	nCLK	Input	Pullup	Inverting differential clock input.
3	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true output (Q) to go low and the inverted output (nQ) to go high. When logic LOW, the internal dividers and the output are enabled. LVCMOS / LVTTL interface levels. See Table 3.
4	F_SEL	Input	Pulldown	Selects divider value for Q, nQ outputs as described in Table 3. LVCMOS / LVTTL interface levels.
5	GND	Power		Power supply ground.
6, 7	Q, nQ	Output		Differential output pair. LVDS interface levels.
8	V	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3. FUNCTION TABLE

MR	F_SEL	Divide Value
1	Х	Reset: Q output low, nQ output high
0	0	÷1
0	1	÷2





FIGURE 1A. ÷1 CONFIGURATION TIMING DIAGRAM



© 2019 Renesas Electronics Corporation

RENESAS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{_{DD}}$	4.6V
Inputs, V	-0.5V to $V_{_{DD}}$ + 0.5 V
Outputs, I Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	96°C/W (0 mps)
Storage Temperature, T	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{nn} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positive Supply Voltage		3.135	3.3	3.465	V
	Power Supply Current			55		mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			1.37		V _{DD} + 0.3	V
V	Input Low Voltage			-0.3		0.7	V
I _{II}	Input High Current	MR, F_SEL	$V_{DD} = V_{N} = 3.465V$			150	μA
l	Input Low Current	MR, F_SEL	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μA

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μA
Гн	Input High Current	nCLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$			5	μA
	Input Low Current	CLK	$V_{_{DD}} = 3.465 V, V_{_{IN}} = 0 V$	-5			μA
l"		nCLK	V _{□D} = 3.465V, V _{IN} = 0V	-150			μA
V _{PP}	Peak-to-Peak Input	/oltage		0.15		1.3	V
V	Common Mode Inpu NOTE 1	t Voltage;		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as $V_{_{H}}$.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Differential Output Voltage		350	470	540	mV
ΔV_{od}	$V_{_{OD}}$ Magnitude Change				50	mV
V _{os}	Offset Voltage		1.1	1.25	1.4	V
ΔV_{os}	V _{os} Magnitude Change				50	mV

Table 4D. LVDS DC Characteristics, $V_{_{DD}}$ = 3.3V±5%, Ta = -40°C to 85°C

Table 5. AC Characteristics, $V_{_{DD}} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Clock Input Frequency					1	GHz
t _{PD}	Propagation Delay; NOTE 1	CLK to Q (Dif)		1.0		1.7	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					500	ps
t _{JIT}	Additive Phase Noise, RMS; refer to Additive Phase Jitter Section		155.52MHz, Integration Range: 12kHz – 20MHz		0.17		ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	150		500	ps
odc	Output Duty Cycle		f _{_⊪} < 500MHz	43		57	%


NOTE 1: Measured from the differential input crossing point to the differential output crossing point. NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.






As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

© 2019 Renesas Electronics Corporation

PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{_{DD}}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{_{DD}}$ = 3.3V, V_REF should be 1.25V and R2/ R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3F* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.




FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY AN IDT OPEN EMITTER HIPERCLOCKS LVHSTL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3F. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER

LVDS DRIVER TERMINATION

A general LVDS interface is shown in *Figure 4*. In a 100 Ω differential transmission line environment, LVDS drivers require a matched load termination of 100 Ω across near the receiver input. For a

multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

Power Considerations

This section provides information on power dissipation and junction temperature for the 874211. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 874211 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{pp} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power_____* = V____* I____ = 3.465V * 55mA = **198.58mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{A} = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 96°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85° C with all outputs switching is: 85° C + 0.199W * 96° C/W = 104.1°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 8-PIN SOIC, FORCED CONVECTION

θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	96°C/W	87°C/W	82°C/W

RELIABILITY INFORMATION

Table 7. $\boldsymbol{\theta}_{_{JA}}\text{vs.}$ Air Flow Table for 8 Lead SOIC

θ_{JA} by Velocity (Meters per Second)					
0	1	2.5			
96°C/W	87°C/W	82°C/W			
	0	0 1	0 1 2.5		

TRANSISTOR COUNT

The transistor count for 874211 is: 417

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8. PACKAGE DIMENSIONS

CYMDOL	Millimeters				
SYMBOL	MINIMUN	MAXIMUM			
N	8	8			
А	1.35	1.75			
A1	0.10	0.25			
В	0.33	0.51			
С	0.19	0.25			
D	4.80	5.00			
E	3.80	4.00			
е	1.27 E	BASIC			
Н	5.80	6.20			
h	0.25	0.50			
L	0.40	1.27			
α	0°	8°			

Reference Document: JEDEC Publication 95, MS-012

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87421AMILF	87421AIL	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
87421AMIFT	87421AIL	8 lead "Lead-Free" SOIC	tape & reel	-40°C to 85°C

RENESAS

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change		
A	Т9	13	Ordering Information - removed leaded devices.	7/20/15	
			Updated data sheet format.		
A	Т9	13	Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01 Ordering Information - Deleted LF note below table. Updated header and footer.		



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.