General Description


The ICS854S54I-02 is a dual 2:1 and 1:2 Multiplexer. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one input to one of two outputs. This device is useful for allowing direct Advanced Mezzanine Card (AMC) to Advanced Mezzanine Card communication connected to an Advanced TCA Backplane via Fabric Hub Board.

The ICS854S54I-02 is optimized for applications requiring very high performance and has a maximum operating frequency of 1.75GHz. The device is packaged in a small, 4mm x 4mm VFQFN package, making it ideal for use on space-constrained boards.


Features

- Three differential LVDS output pairs
- Three differential data inputs
- Data pairs can accept the following differential input levels: LVPECL, LVDS, SSTL
- Maximum output frequency: 1.75GHz
- Propagation delay: 700ps (maximum)
- Part-to-part skew: 275ps (maximum)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Block Diagram



Pin Assignment



ICS854S54I-02

24-Lead VFQFN 4mm x 4mm x 0.925mm package body K Package **Top View**



Table 1. Pin Descriptions

Number	Name	Т	уре	Description
1, 18	V_{DD}	Power		Power supply pin.
2, 3	QA0, nQA0	Output		Differential output pair. LVDS interface levels.
4, 15	GND	Power		Power supply ground.
5	SEL_QB	Input	Pulldown	Select pin for QB output. See Table 3. LVCMOS/LVTTL interface levels.
6, 7, 12, 13, 19, 24	nc	Unused		No connect.
8	INA0	Input	Pulldown	Non-inverting differential clock input.
9	nINA0	Input	Pullup/ Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating.
10	INA1	Input	Pulldown	Non-inverting differential clock input.
11	nINA1	Input	Pullup/ Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating.
14	MODE_QAx	Input	Pullup	Functional select pin. See Table 3. LVCMOS/LVTTL interface levels.
16, 17	nQA1, QA1	Output		Differential output pair. LVDS interface levels.
20	nINB	Input	Pullup/ Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating.
21	INB	Input	Pulldown	Non-inverting differential clock input.
22, 23	nQB, QB	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R _{PULLUP}	Input Pullup Resistor			50		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			50		kΩ

Function Tables

Table 3. Control Input Function Table

Internal Control Inputs		Outputs			
SEL_QB	MODE_QAx	QB, nQB	QA0, nQA0	QA1, nQA1	
0	1	Follows INA0, nINA0 input	Follows INB, nINB input	Follows INB, nINB input	
1	1	Follows INA1, nINA1 input	Follows INB, nINB input	Follows INB, nINB input	
Х	0	High-Impedance	Follows INA1, nINA1 input	Follows INA0, nINA0 input	



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{DD}	4.6V	
Inputs, V _I	-0.5V to V _{DD} + 0.5V	
Outputs, I _O Continuous Current Surge Current	10mA 15mA	
Package Thermal Impedance, θ_{JA}	49.5°C/W (0 mps)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{DD} =3.3V \pm 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Power Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				170	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2.2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
	Input High Current	SEL_QB	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
l IH	Input High Current	MODE_QAx	$V_{DD} = V_{IN} = 3.465V$			10	μΑ
	Input Low Current	SEL_QB	V _{DD} = 3.465V, V _{IN} = 0V	-10			μΑ
¹ L	Input Low Current	MODE_QAx	V _{DD} = 3.465V, V _{IN} = 0V	-150			μΑ

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	INAO, nINAO, INA1, nINA1, INB, nINB	V _{DD} = V _{IN} = 3.465V			150	μΑ
	Input Low Current	INA0, INA1, INB	$V_{DD} = 3.465V, V_{IN} = 0V$	-10			μΑ
¹ 1∟	Input Low Current	nINA0, nINA1, nINB	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Voltage			0.15	0.8	1.2	V
V _{CMR}	Common Mode Input Voltage; NOTE 1			1.2		V_{DD}	V

NOTE 1: Common mode input voltage is defined as $V_{IH.}$



Table 4D. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247	350	454	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.125	1.25	1.375	V
ΔV _{OS}	V _{OS} Magnitude Change				50	mV

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency				1.75	GHz
t _{PD}	Propagation Delay; NOTE 1		375		700	ps
fjit	Buffer Additive Phase Jitter, RMS; Refer to Additive Phase Jitter Section	622.08MHz input clock, Integration Range: 12kHz – 20MHz		0.073		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				275	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	60		220	ps
MUX_ISOLATION	MUX Isolation; NOTE 4	$f_{OUT} = 622.08MHz, V_{PP} = 400mV$		70		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Q, nQ output measured differentially. See MUX Isolation Diagram in Parameter Measurement Information section.



Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When

the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


The source generator "SMA 100A 9kHz – 6GHz" as external input to an Agilent 8133A 3GHz Pulse Generator.




Parameter Measurement Information




LVDS Output Load AC Test Circuit




Part-to-Part Skew




Output Rise/Fall Time



Differential Input Level




MUX Isolation




Propagation Delay



Parameter Measurement Information, continued



Differential Output Voltage Setup



Offset Voltage Setup



Applications Information

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{DD} = 3.3V$, R1 and R2 value should be adjusted to set V_{REF} at 1.25V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most 50Ω applications, R3 and R4 can be 100Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $V_{\rm IL}$ cannot be less than -0.3V and $V_{\rm IH}$ cannot be more than $V_{\rm DD}$ + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

Recommendations for Unused Input and Output Pins

Inputs:

IN/nIN Inputs

For applications not requiring the use of the differential input, both INx and nINx can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from INx to ground.

LVCMOS Control Pins

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, we recommend that there is no trace attached.



Differential Clock Input Interface

The IN /nIN accepts LVPECL, SSTL, LVDS and other differential signals. The differential signal must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2C show interface examples for the IN /nIN input driven by the most common driver types. The input

Figure 2A. IN/nIN Input Driven by a 2.5V SSTL Driver




Figure 2C. IN/nIN Input Driven by a 3.3V LVPECL Driver

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. IN/nIN Input Driven by a 3.3V LVDS Driver



VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



LVDS Driver Termination

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a 100Ω parallel resistor at the receiver and a 100Ω differential transmission line environment. In order to avoid any transmission line reflection issues, the 100Ω resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the input receivers amplitude and common mode input range should be verified for compatibility with the output.




Figure 4. Typical LVDS Driver Termination



Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854S54I-02. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS854S54I-02 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

The maximum current at 85°C is as follows:

 $I_{DD\ MAX} = 170mA$

Power (core)_{MAX} = V_{DD_MAX} * I_{DD_MAX} = 3.465V * 170mA = 589.05mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 49.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.589\text{W} * 49.5^{\circ}\text{C/W} = 114.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 24 Lead VFQFN, Forced Convection

θ_{JA} by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	49.5°C/W	43.3°C/W	38.8°C/W		



Reliability Information

Table 7. θ_{JA} vs. Air Flow Table for a 24 Lead VFQFN

θ_{JA} by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	49.5°C/W	43.3°C/W	38.8°C/W	


Transistor Count


The transistor count for ICS854S54I-02 is: 638





Package Outline and Package Dimensions

Package Outline - K Suffix for 24 Lead VFQFN









There are 3 methods of indicating pin 1 corner at the back of the VFQFN package are:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type B: Dummy pad between pin 1 and N.
- 3. Type C: Mouse bite on the paddle (near pin 1)

Table 8. Package Dimensions

JEDEC Variation: VEED-2/-4 All Dimensions in Millimeters					
Symbol	Minimum	Maximum			
N	2	4			
Α	0.80 1.0				
A1	0 0.05				
A3	0.25 Re	ference			
b	0.18	0.30			
е	0.50	Basic			
D, E	4	4			
D2, E2	2.30	2.55			
L	0.30 0.50				
$N_D N_E$	(6			

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8.

Reference Document: JEDEC Publication 95, MO-220



Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
854S54AKI-02LF	4AI02L	"Lead-Free" 24 Lead VFQFN	Tube	-40°C to 85°C
854S54AKI-02LFT	4AI02L	"Lead-Free" 24 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.