# RENESAS

NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PARTS DG406, DG407 DATASHEET

# HI-516

# 16-Channel/Differential 8-Channel, CMOS High Speed Analog Multiplexer

FN3146 Rev 4.00 April 1, 2005

The HI-516 is a monolithic, dielectrically isolated, highspeed, high-performance CMOS analog multiplexer. It offers unique built-in channel selection decoding plus an inhibit input for disabling all channels. The dual function of address input A3 enables the HI-516 to be user programmed either as a single ended 16-Channel multiplexer by connecting 'out A' to 'out B' and using A3 as a digital address input, or as an 8-Channel differential multiplexer by connecting A3 to the V- supply. The substrate leakages and parasitic capacitances are reduced substantially by using the Intersil Dielectric Isolation process to achieve optimum performance in both high and low level signal applications. The low output leakage current (I<sub>D(OFF)</sub> < 100pA at 25°C) and fast settling (t<sub>SETTLE</sub> = 800ns to 0.01%) characteristics of the device make it an ideal choice for high speed data acquisition systems, precision instrumentation, and industrial process control.

For MIL-STD-883 compliant parts, request the HI-516/883 data sheet.

Ordering	Into	ormation	
		TEMP	

-

PART NUMBER	TEMP. RANGE ( <sup>0</sup> C)	PACKAGE	PKG. DWG. #
HI3-0516-5	0 to 75	28 Ld PDIP	E28.6
HI3-0516-5Z (See Note)	0 to 75	28 Ld PDIP* (Pb-free)	E28.6

\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Features

Access Time (Typical)1	30ns
• Settling Time 250ns (0	).1%)
Low Leakage (Typical)	
- I <sub>S(OFF)</sub>	10pA
- I <sub>D(OFF)</sub>	30pA
Low Capacitance (Max)	
- C <sub>S(OFF)</sub>	10pF
- C <sub>D(OFF)</sub>	25pF
Off Isolation at 500kHz55dB	(Min)
Low Charge Injection Error	20mV

- Single Ended to Differential Selectable (SDS)
- Logic Level Selectable (LLS)
- Pb-Free Available (RoHS Compliant)

## Applications

- Data Acquisition Systems
- Precision Instrumentation
- Industrial Control

## Pinout







## Truth Tables

HI-516 USED AS A 16-CHANNEL MULTIPLEXER OR DUAL 8-CHANNEL MULTIPLEXER (NOTE 1)

USE ${\rm A}_3$ AS DIGITAL ADDRESS INPUT					ON CHAN	INEL TO
ENABLE	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	OUT A	OUT B
L	Х	Х	Х	х	None	None
н	L	L	L	L	1A	None
Н	L	L	L	Н	2A	None
Н	L	L	н	L	3A	None
Н	L	L	н	Н	4A	None
Н	L	н	L	L	5A	None
Н	L	н	L	н	6A	None
н	L	н	н	L	7A	None
Н	L	н	н	Н	8A	None
Н	н	L	L	L	None	1B
Н	н	L	L	Н	None	2B
Н	н	L	н	L	None	3B
Н	н	L	Н	Н	None	4B
Н	н	н	L	L	None	5B
Н	н	н	L	н	None	6B
Н	н	н	н	L	None	7B
Н	Н	Н	Н	Н	None	8B

## NOTE:

1. For 16-channel single-ended function, tie 'out A' to 'out B'; for dual 8-channel function use the  $A_3$  address pin to select between MUX A and MUX B, where MUX A is selected with  $A_3$  low.

#### HI-516 USED AS A DIFFERENTIAL 8-CHANNEL MULTIPLEXER

A <sub>3</sub> CONNE	ECTED T	O V- SUF	PLY	ON CHA	NNEL TO
ENABLE	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	OUT A	OUT B
L	Х	Х	Х	None	None
Н	L	L	L	1A	1B
Н	L	L	Н	2A	2B
н	L	Н	L	ЗA	3B
Н	L	Н	Н	4A	4B
Н	н	L	L	5A	5B
н	н	L	Н	6A	6B
Н	н	Н	L	7A	7B
Н	н	н	Н	8A	8B

# Functional Block Diagram



A <sub>3</sub> DECODE					
A <sub>3</sub>	Q	Q			
Н	Н	L			
L	L	Н			
V-	L	L			



#### **Absolute Maximum Ratings**

V+ to V
Digital Input Voltage:
TTL Levels Selected (V <sub>DD</sub> /LLS Pin = GND or Open)
The Levels Selected (VDD/LEST III = GIVD of Open)
V <sub>A0-2</sub>
V <sub>A3/SDS</sub> (V-) -2V to (V+) +2V
CMOS Levels Selected (V <sub>DD</sub> /LLS Pin = V <sub>DD</sub> )
V <sub>A0-3</sub> 2V to (V+) +2V

## **Operating Conditions**

## Temperature Ranges

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)
PDIP Package*	60
Maximum Junction Temperature	
Plastic Package	150 <sup>0</sup> C
Maximum Storage Temperature Range65	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
*Pb-free PDIPs can be used for through hole wave solder only. They are not intended for use in Reflow solder pro applications.	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2.  $\theta_{\text{JA}}$  is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications	Supplies = +15V, -15V; V <sub>AH</sub> (Logic Level High) = 2.4V, V <sub>AL</sub> (Logic Level Low) = 0.8V;
	V <sub>DD</sub> /LLS = GND. (Note 3) Unless Otherwise Specified

	TEST	ТЕМР		-5		
PARAMETER	CONDITIONS	(°C)	MIN	ТҮР	MAX	UNITS
DYNAMIC CHARACTERISTICS						1
Access Time, t <sub>A</sub>		25	-	130	175	ns
		Full	-	-	225	ns
Break-Before-Make Delay, t <sub>OPEN</sub>		25	10	20	-	ns
Enable Delay (ON), t <sub>ON(EN)</sub>		25	-	120	175	ns
Enable Delay (OFF), t <sub>OFF(EN)</sub>		25	-	140	175	ns
Settling Time	To 0.1%	25	-	250	-	ns
	To 0.01%	25	-	800	-	ns
Charge Injection Error	Note 6	25	-	-	20	mV
Off Isolation	Note 7	25	55	-	-	dB
Channel Input Capacitance, CS(OFF)		25	-	-	10	pF
Channel Output Capacitance, C <sub>D(OFF)</sub>		25	-	-	25	pF
Digital Input Capacitance, CA		25	-	-	10	pF
Input to Output Capacitance, C <sub>DS(OFF)</sub>		25	-	0.02	-	pF
DIGITAL INPUT CHARACTERISTICS						
Input Low Threshold, V <sub>AL</sub> (TTL)	Note 3	Full	-	-	0.8	V
Input High Threshold, V <sub>AH</sub> (TTL)	Note 3	Full	2.4	-	-	V
Input Low Threshold, V <sub>AL</sub> (CMOS)	Note 3	Full	-	-	0.3V <sub>DD</sub>	V
Input High Threshold, V <sub>AH</sub> (CMOS)	Note 3	Full	0.7V <sub>DD</sub>	-	-	V
Input Leakage Current, I <sub>AH</sub> (High)		Full	-	-	1	μA



## Electrical Specifications Supplies = +1

 $\begin{aligned} & \text{Supplies} = +15V, -15V; \ V_{AH} \ (\text{Logic Level High}) = 2.4V, \ V_{AL} \ (\text{Logic Level Low}) = 0.8V; \\ & V_{DD}/\text{LLS} = \text{GND.} \ (\text{Note 3}) \ \text{Unless Otherwise Specified} \ \textbf{(Continued)} \end{aligned}$ 

	TEST	ТЕМР	-5			
PARAMETER	CONDITIONS	(°C)	MIN	ТҮР	MAX	UNITS
Input Leakage Current, I <sub>AL</sub> (Low)		Full	-	-	25	μA
ANALOG CHANNEL CHARACTERISTIC	S					
Analog Signal Range, V <sub>IN</sub>	Note 4	Full	-15	-	+15	V
On Resistance, r <sub>ON</sub>	Note 5	25	-	620	750	Ω
		Full	-	-	1,000	Ω
Off Input Leakage Current, IS(OFF)		25	-	0.01	-	nA
		Full	-	-	50	nA
Off Output Leakage Current,		25	-	0.03	-	nA
I <sub>D(OFF)</sub>		Full	-	-	100	nA
On Channel Leakage Current, I <sub>D(ON)</sub>		25	-	0.04	-	nA
POWER SUPPLY CHARACTERISTICS		II				L.
Power Dissipation, PD		Full	-	-	900	mW
I+, Current	V <sub>EN</sub> = 2.4V	Full	-	-	30	mA
I-, Current		Full	-	-	30	mA

NOTES:

3.  $V_{DD}/LLS$  pin = open or grounded for TTL compatibility.  $V_{DD}/LLS$  pin =  $V_{DD}$  for CMOS compatibility.

4. At temperatures above 90°C, care must be taken to assure V<sub>IN</sub> remains at least 1V below the V<sub>SUPPLY</sub> for proper operation.

5.  $V_{IN}=\pm 10V,$   $I_{OUT}=-100\mu A.$ 

6.  $V_{IN} = 0V$ ,  $C_L = 100pF$ , enable input pulse = 3V, f = 500kHz.

7.  $V_{EN} = 0.8V$ ,  $V_{IN} = 3V_{RMS}$ , f = 500kHz,  $C_L = 40pF$ ,  $R_L = 1K$ , Pin 3 grounded.

© Copyright Intersil Americas LLC 2000-2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



## Test Circuits and Waveforms V<sub>DD</sub>/LLS = GND, Unless Otherwise Specified.



FIGURE 1. ON RESISTANCE TEST CIRCUIT



FIGURE 2. ID(OFF) TEST CIRCUIT (NOTE 8)



FIGURE 3. IS(OFF) TEST CIRCUIT (NOTE 8)









#### FIGURE 5A. MEASUREMENT POINTS

FIGURE 5B. TEST CIRCUIT

NOTE:

8. Two measurements per channel:  $\pm 10V$  and  $\mp 10V$ . (Two measurements per device for I<sub>D(OFF)</sub>  $\pm 10V$  and  $\mp 10V$ ).

FIGURE 6. ACCESS TIME



# Test Circuits and Waveforms $V_{DD}/LLS = GND$ , Unless Otherwise Specified. (Continued)





FIGURE 7A. MEASUREMENT POINTS

FIGURE 7B. TEST CIRCUIT

FIGURE 7. BREAK-BEFORE-MAKE DELAY





**FIGURE 8B. TEST CIRCUIT** 

FIGURE 8A. MEASUREMENT POINTS

FIGURE 8. ENABLE DELAYS





FIGURE 9A. MEASUREMENT POINTS

FIGURE 9B. TEST CIRCUIT

 $\Delta V_O$  is the measured voltage error due to charge injection. The error in coulombs is Q = C<sub>L</sub> x  $\Delta V_O$ .

FIGURE 9. CHARGE INJECTION



## **Die Characteristics**

#### DIE DIMENSIONS:

 $2250 \mu m \ x \ 3720 \mu m \ x \ 485 \mu m$ 

#### **METALLIZATION:**

Type: CuAl Thickness: 16kÅ ±2kÅ

## Metallization Mask Layout

#### PASSIVATION:

Type: Nitride Over Silox Nitride Thickness: 3.5kÅ ±1kÅ Silox Thickness: 12kÅ ±2kÅ

## WORST CASE CURRENT DENSITY:

1.64 x 10<sup>5</sup> A/cm<sup>2</sup>

HI-516

