

## HCS154MS

Radiation Hardened 4 to 16 Line Decoder/Demultiplexer

FN2479  
Rev 3.00  
January 6, 2011

The Intersil HCS154MS is a Radiation Hardened 4 to 16 line Decoder/Demultiplexer with two enable inputs. A high on either enable input forces the output to a high state. The Demultiplexing function is performed by using the four input lines A0 to A3 to select the desired output states.

The HCS154MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCS154MS is supplied in a 24 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

## Features


- 3 Micron Radiation Hardened SOS CMOS
- Total Dose 200k RAD (Si)
- SEP Effective LET No Upsets: > 100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/Bit-Day (Typ)
- Dose Rate Survivability: > 1 x 10<sup>12</sup> Rads (Si)/s
- Dose Rate Upset > 10<sup>10</sup> RAD(Si)/s 20ns Pulse
- Cosmic Ray Upset Immunity < 2 x 10<sup>-9</sup> Errors/Gate Day (Typ)
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
  - VIL = 30% of VCC Max
  - VIH = 70% of VCC Min
- Input Current Levels I<sub>i</sub> ≤ 5μA at VOL, VOH

## Pin Configurations

24 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T24  
TOP VIEW



24 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP4-F24  
TOP VIEW



## Ordering Information

ORDERING NUMBER	INTERNAL MKT. NUMBER	PART MARKING	TEMP. RANGE (°C)	SCREENING LEVEL	PACKAGE	PKG. DWG. #
5962R9572901VJC	HCS154DMSR	Q 5962R95 72901VJC	-55°C to +125°C	Intersil Class S Equivalent	24 Ld SBDIP	D24.6
5962R9572901VXC	HCS154KMSR	Q 5962R95 72901VXC	-55°C to +125°C	Intersil Class S Equivalent	24 Ld Ceramic Flatpack	K24.A

# Functional Diagram




TABLE 1. TRUTH TABLE

INPUTS						OUTPUTS																
$\bar{E}1$	$\bar{E}2$	A3	A2	A1	A0	$\bar{Y}0$	$\bar{Y}1$	$\bar{Y}2$	$\bar{Y}3$	$\bar{Y}4$	$\bar{Y}5$	$\bar{Y}6$	$\bar{Y}7$	$\bar{Y}8$	$\bar{Y}9$	$\bar{Y}10$	$\bar{Y}11$	$\bar{Y}12$	$\bar{Y}13$	$\bar{Y}14$	$\bar{Y}15$	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

NOTE: H = High Level, L = Low Level, X = Immaterial

## Absolute Maximum Ratings

Supply Voltage	-0.5V to +7.0V
Input Voltage Range, All Inputs	-0.5V to VCC +0.5V
DC Input Current, Any One Input	±10mA
DC Drain Current, Any One Output (All Voltage Reference to the VSS Terminal)	±25mA
Storage Temperature Range (TSTG)	-65°C to +150°C
Lead Temperature (Soldering 10sec)	+265°C
Junction Temperature (TJ)	+175°C
ESD Classification	Class 1

## Reliability Information

Thermal Resistance	$\theta_{JA}$	$\theta_{JC}$
SBDIP Package	63°C/W	23°C/W
Ceramic Flatpack Package	87°C/W	23°C/W
Maximum Package Power Dissipation at +125°C Ambient		
SBDIP Package	0.79W	
Ceramic Flatpack Package	0.57W	
If device power exceeds package dissipation capability, provide heat sinking or derate linearly at the following rate:		
SBDIP Package	15.9mW/°C	
Ceramic Flatpack Package	11.5mW/°C	

## Operating Conditions

Supply Voltage	+4.5V to +5.5V
Input Rise and Fall Times at 4.5V VCC (TR, TF)	100ns
Max Operating Temperature Range (TA)	-55°C to +125°C
Input Low Voltage (VIL)	0.0V to 30% of VCC
Input High Voltage (VIH)	70% of VCC to VCC

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## DC Electrical Specifications

SYMBOL	PARAMETERS	CONDITIONS (Note 1)	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
ICC	Quiescent Current	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	µA
			2, 3	+125°C, -55°C	-	750	µA
IOL	Output Current (Sink)	VCC = 4.5V, VIH = 4.5V, VOU = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
			2, 3	+125°C, -55°C	4.0	-	mA
IOH	Output Current (Source)	VCC = 4.5V, VIH = 4.5V, VOU = VCC -0.4V, VIL = 0V	1	+25°C	-4.8	-	mA
			2, 3	+125°C, -55°C	-4.0	-	mA
VOL	Output Voltage Low	VCC = 4.5V, VIH = 3.15V, IOL = 50µA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85V, IOL = 50µA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
VOH	Output Voltage High	VCC = 4.5V, VIH = 3.15V, IOH = -50µA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, IOH = -50µA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
IIN	Input Leakage Current	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	µA
			2, 3	+125°C, -55°C	-	±5.0	µA
FN	Noise Immunity Functional Test	VCC = 4.5V, VIH = 0.70(VCC), (Note 2) VIL = 0.30(VCC)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

### NOTES:

- All voltages reference to device GND.
- For functional tests,  $VO \geq 4.0V$  is recognized as a logic "1", and  $VO \leq 0.5V$  is recognized as a logic "0".

## AC Electrical Specifications

SYMBOL	PARAMETER	CONDITIONS (Notes 3, 4)	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
TPLH	Address to Output	VCC = 4.5V	9	+25°C	2	29	ns
			10, 11	+125°C, -55°C	2	34	ns
TPHL		VCC = 4.5V	9	+25°C	2	27	ns
			10, 11	+125°C, -55°C	2	31	ns
TPLH TPHL	Enable to Output	VCC = 4.5V	9	+25°C	2	27	ns
			10, 11	+125°C, -55°C	2	27	ns

## NOTES:

- All voltages referenced to device GND.
- AC measurements assume  $R_L = 500\Omega$ ,  $C_L = 50\text{pF}$ , Input  $T_R = T_F = 3\text{ns}$ ,  $V_{IL} = \text{GND}$ ,  $V_{IH} = \text{VCC}$ .

**Electrical Specifications** The following parameters are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

SYMBOL	PARAMETER	CONDITIONS	NOTES	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
CPD	Capacitance Power Dissipation	VCC = 5.0V, f = 1MHz	1	+25°C	-	66	pF
			1	+125°C, -55°C	-	74	pF
CIN	Input Capacitance	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C	-	10	pF
TTHL TTLH	Output Transition Time	VCC = 4.5V	1	+25°C	-	15	ns
			1	+125°C	-	22	ns

## DC Post Radiation Electrical Performance Characteristics

SYMBOL	PARAMETERS	CONDITIONS (Notes 5, 6)	TEMPERATURE	200k RAD LIMITS		UNITS
				MIN	MAX	
ICC	Quiescent Current	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
IOL	Output Current (Sink)	VCC = 4.5V, VIN = VCC or GND, VOU = 0.4V	+25°C	4.0	-	mA
IOH	Output Current (Source)	VCC = 4.5V, VIN = VCC or GND, VOU = VCC - 0.4V	+25°C	-4.0	-	mA
VOL	Output Voltage Low	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = 50 $\mu$ A	+25°C	-	0.1	V
VOH	Output Voltage High	VCC = 4.5V or 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOH = -50 $\mu$ A	+25°C	VCC -0.1	-	V
IIN	Input Leakage Current	VCC = 5.5V, VIN = VCC or GND	+25°C	-	$\pm 5$	$\mu$ A
FN	Noise Immunity Functional Test	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 7)	+25°C	-	-	-
TPLH	Address to Output	VCC = 4.5V	+25°C	2	34	ns
TPHL		VCC = 4.5V	+25°C	2	31	ns
TPLH TPHL	Enable to Output	VCC = 4.5V	+25°C	2	27	ns

## NOTES:

- All voltages referenced to device GND.
- AC measurements assume  $R_L = 500\Omega$ ,  $C_L = 50\text{pF}$ , Input  $T_R = T_F = 3\text{ns}$ ,  $V_{IL} = \text{GND}$ ,  $V_{IH} = \text{VCC}$ .
- For functional tests,  $V_O \geq 4.0\text{V}$  is recognized as a logic "1", and  $V_O \leq 0.5\text{V}$  is recognized as a logic "0".

**TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)**

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μA
IOL/IOH	5	-15% of 0 Hour

**TABLE 6. APPLICABLE SUBGROUPS**

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 8)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTE:

8. Alternate Group A testing in accordance with Method 5005 of MIL-STD-883 may be exercised.

**TABLE 7. TOTAL DOSE IRRADIATION**

CONFORMANCE GROUPS	METHOD	TEST		READ AND RECORD	
		PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	See "DC Post Radiation Electrical Performance Characteristics" table on page 4	1, 9	See "DC Post Radiation Electrical Performance Characteristics" table on page 4 (Note 9)

NOTE:

9. Except FN test which will be performed 100% Go/No-Go.

**TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS**

OPEN	GROUND	1/2 VCC = 3V ± 0.5V	VCC = 6V ± 0.5V	OSCILLATOR	
				50kHz	25kHz
STATIC BURN-IN I TEST CONDITIONS (Note 10)					
1 - 11, 13 - 17	12, 18 - 23	-	24	-	-
STATIC BURN-IN II TEST CONNECTIONS (Note 10)					
1 - 11, 13 - 17	12	-	18 - 24	-	-
DYNAMIC BURN-IN I TEST CONNECTIONS (Note 11)					
-	12, 18 - 21	1 - 11, 13 - 17	24	23	22

NOTES:

10. Each pin except VCC and GND will have a resistor of 10kΩ ± 5% for static burn-in.  
 11. Each pin except VCC and GND will have a resistor of 1kΩ ± 5% for dynamic burn-in.

**TABLE 9. IRRADIATION TEST CONNECTIONS**

OPEN	GROUND	VCC = 5V ± 0.5V
1 - 11, 13 - 17	12	18 - 24

NOTE: Each pin except VCC and GND will have a resistor of 47kΩ ± 5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.


## Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)	100% Interim Electrical Test 1 (T1)
GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects	100% Delta Calculation (T0-T1)
100% Nondestructive Bond Pull, Method 2023	100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015
Sample - Wire Bond Pull Monitor, Method 2011	100% Interim Electrical Test 2 (T2)
Sample - Die Shear Monitor, Method 2019 or 2027	100% Delta Calculation (T0-T2)
100% Internal Visual Inspection, Method 2010, Condition A	100% PDA 1, Method 5004 (Notes 12 and 13)
100% Temperature Cycle, Method 1010, Condition C, 10 Cycles	100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015
100% Constant Acceleration, Method 2001, Condition per Method 5004	100% Interim Electrical Test 3 (T3)
100% PIND, Method 2020, Condition A	100% Delta Calculation (T0-T3)
100% External Visual	100% PDA 2, Method 5004 (Note 13)
100% Serialization	100% Final Electrical Test
100% Initial Electrical Test (T0)	100% Fine/Gross Leak, Method 1014
100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015	100% Radiographic, Method 2012 (Note 14)
	100% External Visual, Method 2009
	Sample - Group A, Method 5005 (Note 15)
	100% Data Package Generation (Note 16)

### NOTES:

12. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
13. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
14. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
15. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
16. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

## AC Timing Diagrams



## AC Load Circuit




TABLE 10. AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

© Copyright Intersil Americas LLC 1995-2011. All Rights Reserved.  
 All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

## Die Characteristics

**DIE DIMENSIONS:**

85 x 101 mils  
2.16 x 2.57mm

**METALLIZATION:**

Type: AISi  
Metal Thickness: 11kÅ ± 1kÅ

**GLASSIVATION:**

Type: SiO<sub>2</sub>  
Thickness: 13kÅ ± 2.6kÅ

**WORST CASE CURRENT DENSITY:**

2.0 x 10<sup>5</sup>A/cm<sup>2</sup>

**BOND PAD SIZE:**

100µm x 100µm  
4 x 4 mils

## Metallization Mask Layout

