Dual 12-bit DAC, up to 125 Msps

Rev. 03 — 2 July 2012

## 1. General description

The DAC1201D125 is a dual-port, high-speed, 2-channel CMOS Digital-to-Analog Converter (DAC), optimized for high dynamic performance with low power dissipation. Supporting an update rate of up to 125 Msps, the DAC1201D125 is suitable for Direct IF applications.

Separate write inputs allow data to be written to the two DAC ports independently of one another. Two separate clocks control the update rate of each DAC port.

The DAC1201D125 can interface two separate data ports or one single interleaved high-speed data port. In Interleaved mode, the input data stream is demultiplexed into its original I and Q data and latched. The I and Q data is then converted by the two DACs and updated at half the input data rate.

Each DAC port has a high-impedance differential current output, suitable for both single-ended and differential analog output configurations.

The DAC1201D125 is pin compatible with the AD9765, DAC2902 and DAC5662.

## 2. Features and benefits

- Dual 12-bit resolution
- 125 Msps update rate
- Single 3.3 V supply
- Dual-port or Interleaved data modes
- 1.8 V, 3.3 V and 5 V compatible digital inputs
- Internal and external reference
- 2 mA to 20 mA full-scale output current Industrial temperature range of

- Typical 185 mW power dissipation
- 16 mW power-down
- SFDR: 81 dBc; f<sub>o</sub> = 1 MHz; f<sub>s</sub> = 52 Msps
- SFDR: 78 dBc; fo = 10.4 MHz; fs = 78 Msps
- SFDR: 74 dBc; f<sub>o</sub> = 1 MHz; f<sub>s</sub> = 52 Msps; -12 dBFS
- LQFP48 package
- Industrial temperature range of -40 °C to +85 °C

## 3. Applications

- Quadrature modulation
- Medical/test instrumentation
- Direct IF applications

- Direct digital frequency synthesis
- Arbitrary waveform generator



## 4. Ordering information

Table 1. Ordering information						
Type number Package						
	Name	Description	Version			
DAC1201D125HL	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2			

## 5. Block diagram



## 6. Pinning information



### 6.1 Pinning

## 6.2 Pin description

Table 2.	Pin description		
Symbol	Pin	Type <sup>[1]</sup>	Description
DA11	1	I	DAC A, data input bit 11 (MSB)
DA10	2	I	DAC A, data input bit 10
DA9	3	Ι	DAC A, data input bit 9
DA8	4	Ι	DAC A, data input bit 8
DA7	5	I	DAC A, data input bit 7
DA6	6	I	DAC A, data input bit 6
DA5	7	I	DAC A, data input bit 5
DA4	8	Ι	DAC A, data input bit 4
DA3	9	Ι	DAC A, data input bit 3
DA2	10	I	DAC A, data input bit 2
DA1	11	I	DAC A, data input bit 1
DA0	12	Ι	DAC A, data input bit 0 (LSB)
n.c.	13		not connected

Dual 12-bit DAC, up to 125 Msps

SymbolPinType <sup>[1]</sup> Descriptionn.c.14not connectedDGND15Gdigital groundV <sub>DDD</sub> 16Sdigital supply voltageWRTA/IQWRT17Iinput write port A/input write IQ in Interleaved modeCLKA/IQCK18Iinput clock port A/input clock IQ in Interleaved modeCLKA/IQCK19Iinput clock port A/input clock IQ in Interleaved modeCLKB/IQRESET19Iinput clock port B/select IQ in Interleaved modeDGND21Gdigital groundVpDD22Sdigital supply voltageDB1024IDAC B, data input bit 11 (MSB)DB826IDAC B, data input bit 9DB826IDAC B, data input bit 9DB826IDAC B, data input bit 7DB628IDAC B, data input bit 6DB727IDAC B, data input bit 5DB430IDAC B, data input bit 5DB430IDAC B, data input bit 6DB231IDAC B, data input bit 1DB331IDAC B, data input bit 1DB433IDAC B, data input bit 1DB534IDAC B, data input bit 1DB735not connectedn.c.35not connectedn.c.36not connectedn.c.35not connectedPWD37IPower-down mode enable input <th>Table 2.</th> <th>Pin description</th> <th>continued</th> <th></th>	Table 2.	Pin description	continued	
DGND         15         G         digital ground           V <sub>DDD</sub> 16         S         digital supply voltage           WRTA/IQWRT         17         I         input write port A/input write IQ in Interleaved mode           CLKA/IQCLK         18         I         input clock port A/input clock IQ in Interleaved mode           CLKB/IQRESET         19         I         input vrite port B/select IQ in Interleaved mode           WRTB/IQSEL         20         I         input vrite port B/select IQ in Interleaved mode           DGND         21         G         digital ground           Vpob         22         S         digital supply voltage           DB11         23         I         DAC B, data input bit 11 (MSB)           DB8         26         I         DAC B, data input bit 10           DB9         25         I         DAC B, data input bit 3           DB7         27         I         DAC B, data input bit 6           DB8         28         I         DAC B, data input bit 6           DB4         30         I         DAC B, data input bit 3           DB4         30         I         DAC B, data input bit 1           DB3         I         DAC B, data input bit 1	Symbol	Pin	Type <sup>[1]</sup>	Description
VDDD16Sdigital supply voltageWRTA/IQWRT17Iinput write port A/input write IQ in Interleaved modeCLKA/IQCLK18Iinput clock port A/input clock IQ in Interleaved modeCLKB/IQRESET19Iinput write port B/select IQ in Interleaved modeWRTB/IQSEL20Iinput write port B/select IQ in Interleaved modeDGND21Gdigital groundVodd22Sdigital supply voltageDB1024IDAC B, data input bit 11 (MSB)DB325IDAC B, data input bit 10DB925IDAC B, data input bit 9DB826IDAC B, data input bit 6DB727IDAC B, data input bit 6DB529IDAC B, data input bit 6DB430IDAC B, data input bit 3DB431IDAC B, data input bit 1DB331IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedNCD38Sanalog groundIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC A for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current ou	n.c.	14		not connected
NoteNoteNoteWRTA/IQWRT17Iinput write port A/input write IQ in Interleaved modeCLKA/IQCLK18Iinput clock port A/input clock IQ in Interleaved modeCLKB/IQRESET19Iinput write port B/select IQ in Interleaved modeWRTB/IQSEL20Iinput write port B/select IQ in Interleaved modeDGND21Gdigital groundV <sub>DDD</sub> 22Sdigital supply voltageDB1123IDAC B, data input bit 10DB925IDAC B, data input bit 10DB925IDAC B, data input bit 3DB727IDAC B, data input bit 6DB529IDAC B, data input bit 6DB430IDAC B, data input bit 5DB430IDAC B, data input bit 3DB232IDAC B, data input bit 3DB331IDAC B, data input bit 1DB433IDAC B, data input bit 1DB529IDAC B, data input bit 1DB634IDAC B, data input bit 1DB737IPower-down mode enable inputAGND38Sanalog groundIOUTBN40Ocomplementary DAC B current outputIOUTBN41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES41Iadjust DAC A for full-scale output currentIOU	DGND	15	G	digital ground
CLKA/IQCLK         18         I         input clock port A/input clock IQ in Interleaved mode           CLKB/IQRESET         19         I         input clock port B/reset IQ in Interleaved mode           WRTB/IQSEL         20         I         input write port B/reset IQ in Interleaved mode           DGND         21         G         digital ground           V <sub>DDD</sub> 22         S         digital supply voltage           DB11         23         I         DAC B, data input bit 11 (MSB)           DB4         24         I         DAC B, data input bit 10           DB9         25         I         DAC B, data input bit 9           DB7         27         I         DAC B, data input bit 7           DB6         28         I         DAC B, data input bit 5           DB7         27         I         DAC B, data input bit 5           DB4         30         I         DAC B, data input bit 5           DB4         30         I         DAC B, data input bit 3           DB2         31         I         DAC B, data input bit 1           DB3         31         I         DAC B, data input bit 1           DB4         33         I         DAC B, data input bit 1 <th< td=""><td>V<sub>DDD</sub></td><td>16</td><td>S</td><td>digital supply voltage</td></th<>	V <sub>DDD</sub>	16	S	digital supply voltage
CLKB/IQRESET         19         I         input clock port B/reset IQ in Interleaved mode           WRTB/IQSEL         20         I         input write port B/select IQ in Interleaved mode           DGND         21         G         digital ground           V_DDD         22         S         digital supply voltage           DB11         23         I         DAC B, data input bit 11 (MSB)           DB10         24         I         DAC B, data input bit 10           DB9         25         I         DAC B, data input bit 3           DB7         27         I         DAC B, data input bit 6           DB7         27         I         DAC B, data input bit 5           DB6         28         I         DAC B, data input bit 5           DB4         30         I         DAC B, data input bit 3           DB2         31         I         DAC B, data input bit 3           DB2         32         I         DAC B, data input bit 10           DB3         31         I         DAC B, data input bit 0 (LSB)           n.c.         35         not connected           ND         36         not connected           PWD         37         I         Power-down mode enable inp	WRTA/IQW	RT 17	I	input write port A/input write IQ in Interleaved mode
WRTB/IQSEL20Iinput write port B/select IQ in Interleaved modeDGND21Gdigital ground $V_{DDD}$ 22Sdigital supply voltageDB1123IDAC B, data input bit 11 (MSB)DB1024IDAC B, data input bit 10DB925IDAC B, data input bit 9DB826IDAC B, data input bit 7DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 5DB430IDAC B, data input bit 3DB232IDAC B, data input bit 3DB331IDAC B, data input bit 1DB430IDAC B, data input bit 1DB532IDAC B, data input bit 1DB433IDAC B, data input bit 1DB433IDAC B, data input bit 1DB634IDAC B, data input bit 0 (LSB)n.c.35not connectedND037IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46	CLKA/IQCL	K 18	I	input clock port A/input clock IQ in Interleaved mode
DGND21Gdigital groundV_DDD22Sdigital supply voltageDB1123IDAC B, data input bit 11 (MSB)DB1024IDAC B, data input bit 10DB925IDAC B, data input bit 9DB826IDAC B, data input bit 9DB727IDAC B, data input bit 7DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 3DB331IDAC B, data input bit 3DB430IDAC B, data input bit 3DB529IDAC B, data input bit 3DB430IDAC B, data input bit 3DB531IDAC B, data input bit 1DB634IDAC B, data input bit 0 (LSB)n.c.35not connectedNC36analog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputVDDA47Sanalog supply voltage	CLKB/IQRE	SET 19	I	input clock port B/reset IQ in Interleaved mode
V <sub>DDD</sub> 22         S         digital supply voltage           DB11         23         I         DAC B, data input bit 11 (MSB)           DB10         24         I         DAC B, data input bit 10           DB9         25         I         DAC B, data input bit 9           DB8         26         I         DAC B, data input bit 7           DB7         27         I         DAC B, data input bit 6           DB5         29         I         DAC B, data input bit 5           DB4         30         I         DAC B, data input bit 3           DB5         29         I         DAC B, data input bit 3           DB4         30         I         DAC B, data input bit 3           DB2         32         I         DAC B, data input bit 1           DB3         31         I         DAC B, data input bit 1           DB4         30         I         DAC B, data input bit 1           DB4         33         I         DAC B, data input bit 1           DB5         32         I         DAC B, data input bit 1           DB6         34         I         DAC B, data input bit 1           DB6         34         I         DAC B, data input bit 1	WRTB/IQSE	EL 20	I	input write port B/select IQ in Interleaved mode
DB1123IDAC B, data input bit 11 (MSB)DB1024IDAC B, data input bit 10DB925IDAC B, data input bit 9DB826IDAC B, data input bit 9DB727IDAC B, data input bit 7DB628IDAC B, data input bit 5DB430IDAC B, data input bit 5DB430IDAC B, data input bit 3DB231IDAC B, data input bit 3DB232IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Iadjust DAC A for full-scale output currentVIRES44Iadjust DAC A for full-scale output currentVIRES44Iadjust DAC A for full-scale output currentVIDA45Ocomplementary DAC A current outputVDTAN45ODAC A current outputVDDA47Sanalog supply voltage	DGND	21	G	digital ground
DB1024IDAC B, data input bit 10DB925IDAC B, data input bit 9DB826IDAC B, data input bit 8DB727IDAC B, data input bit 7DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 3DB331IDAC B, data input bit 3DB232IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputIOUTAP46ODAC A current output	V <sub>DDD</sub>	22	S	digital supply voltage
DB925IDAC B, data input bit 9DB826IDAC B, data input bit 8DB727IDAC B, data input bit 7DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 3DB231IDAC B, data input bit 3DB232IDAC B, data input bit 1DB034IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBN40Ocomplementary DAC B current outputGAINCTRL42Igain control mode enable inputAVIRES41Iadjust DAC B for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputIOUTAP47Sanalog supply voltage	DB11	23	I	DAC B, data input bit 11 (MSB)
DB826IDAC B, data input bit 8DB727IDAC B, data input bit 7DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 3DB331IDAC B, data input bit 3DB232IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B for full-scale output currentGAINCTRL42Iadjust DAC B for full-scale output currentREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45ODAC A current outputVDAA47Sanalog supply voltage	DB10	24	I	DAC B, data input bit 10
DB727IDAC B, data input bit 7DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 4DB331IDAC B, data input bit 3DB232IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputVDA47Sanalog supply voltage	DB9	25	I	DAC B, data input bit 9
DB628IDAC B, data input bit 6DB529IDAC B, data input bit 5DB430IDAC B, data input bit 4DB331IDAC B, data input bit 3DB232IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	DB8	26	I	DAC B, data input bit 8
DB529IDAC B, data input bit 5DB430IDAC B, data input bit 4DB331IDAC B, data input bit 3DB232IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45ODAC A current outputVDDA47Sanalog supply voltage	DB7	27	I	DAC B, data input bit 7
DB430IDAC B, data input bit 4DB331IDAC B, data input bit 3DB232IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAN45ODAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	DB6	28	I	DAC B, data input bit 6
DB331IDAC B, data input bit 3DB232IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedNVD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputVDDA47Sanalog supply voltage	DB5	29	I	DAC B, data input bit 5
DB232IDAC B, data input bit 2DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputVDDA47Sanalog supply voltage	DB4	30	I	DAC B, data input bit 4
DB133IDAC B, data input bit 1DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current output	DB3	31	I	DAC B, data input bit 3
DB034IDAC B, data input bit 0 (LSB)n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current output	DB2	32	I	DAC B, data input bit 2
n.c.35not connectedn.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current output	DB1	33	I	DAC B, data input bit 1
n.c.36not connectedPWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current output	DB0	34	I	DAC B, data input bit 0 (LSB)
PWD37IPower-down mode enable inputAGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	n.c.	35		not connected
AGND38Sanalog groundIOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	n.c.	36		not connected
IOUTBP39ODAC B current outputIOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	PWD	37	I	Power-down mode enable input
IOUTBN40Ocomplementary DAC B current outputBVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	AGND	38	S	analog ground
BVIRES41Iadjust DAC B for full-scale output currentGAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	IOUTBP	39	0	DAC B current output
GAINCTRL42Igain control mode enable inputREFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	IOUTBN	40	0	complementary DAC B current output
REFIO43I/Oreference voltage input/outputAVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	BVIRES	41	I	adjust DAC B for full-scale output current
AVIRES44Iadjust DAC A for full-scale output currentIOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputVDDA47Sanalog supply voltage	GAINCTRL	42	I	gain control mode enable input
IOUTAN45Ocomplementary DAC A current outputIOUTAP46ODAC A current outputV_DDA47Sanalog supply voltage	REFIO	43	I/O	reference voltage input/output
IOUTAP46ODAC A current outputV_DDA47Sanalog supply voltage	AVIRES	44	Ι	adjust DAC A for full-scale output current
V <sub>DDA</sub> 47 S analog supply voltage	IOUTAN	JTAN 45 O		complementary DAC A current output
	IOUTAP	IOUTAP 46		DAC A current output
MODE 48 I select between Dual-port or Interleaved mode	V <sub>DDA</sub>	47	S	analog supply voltage
	MODE	48	Ι	select between Dual-port or Interleaved mode

[1] Type description: S = Supply; G = Ground; I = Input; O = Output; I/O = Input/Output.

## 7. Limiting values

Symbol	Parameter	Conditions		Min	Max	Un it
V <sub>DDD</sub>	digital supply voltage		[1]	-0.3	+5.0	V
V <sub>DDA</sub>	analog supply voltage		[1]	-0.3	+5.0	V
$\Delta V_{DD}$	supply voltage difference	between analog and digital supply voltage		-150	+150	mV
VI	input voltage	digital inputs referenced to DGND		-0.3	+5.5	V
		pins REFIO, AVIRES, BVIRES referenced to AGND		-0.3	+5.5	V
Vo	output voltage	pins IOUTAP, IOUTAN, IOUTBP and IOUTBN referenced to AGND		-0.3	V <sub>DDA</sub> + 0.3	V
T <sub>stg</sub>	storage temperature			-55	+150	°C
T <sub>amb</sub>	ambient temperature			-40	+85	°C
T <sub>i</sub>	junction temperature			-	125	°C

[1] All supplies are connected together.

## 8. Thermal characteristics

Table 4.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	89.3	K/W
R <sub>th(c-a)</sub>	thermal resistance from case to ambient	in free air	60.6	K/W

## 9. Characteristics

#### Table 5. Characteristics

 $V_{DDD}$  =  $V_{DDA}$  = 3.3 V; AGND and DGND connected together;  $I_{O(fs)}$  = 20 mA and  $T_{amb}$  = -40 °C to +85 °C; typical values measured at  $T_{amb}$  = 25 °C.

	_			_		
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supplies						
V <sub>DDD</sub>	digital supply voltage		3.0	3.3	3.65	V
V <sub>DDA</sub>	analog supply voltage		3.0	3.3	3.65	V
I <sub>DDD</sub>	digital supply current	$f_s$ = 65 Msps, $f_o$ = 1 MHz, V <sub>DD</sub> = 3.0 V to 3.6 V	-	6	7	mA
I <sub>DDA</sub>	analog supply current	$f_s$ = 65 Msps, $f_o$ = 1 MHz, V <sub>DD</sub> = 3.0 V to 3.6 V	-	50	65	mA
P <sub>tot</sub>	total power dissipation	f <sub>s</sub> = 65 Msps, f <sub>o</sub> = 1 MHz, V <sub>DD</sub> = 3.0 V to 3.6 V	-	185	260	mW
P <sub>pd</sub>	power dissipation in power-down mode		-	16.5	-	mW

#### Table 5. Characteristics ...continued

 $V_{DDD}$  =  $V_{DDA}$  = 3.3 V; AGND and DGND connected together;  $I_{O(fs)}$  = 20 mA and  $T_{amb}$  = -40 °C to +85 °C; typical values measured at  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Digital in	puts						
V <sub>IL</sub>	LOW-level input voltage			DGND	-	0.9	V
V <sub>IH</sub>	HIGH-level input voltage			1.3	-	V <sub>DDD</sub>	V
I <sub>IL</sub>	LOW-level input current	V <sub>IL</sub> = 0.9 V		-	5	-	μA
I <sub>IH</sub>	HIGH-level input current	V <sub>IH</sub> = 1.3 V		-	5	-	μA
Ci	input capacitance		[1]	-	5	-	pF
Analog o	utputs (IOUTAP, IOUTAN, IO	OUTBP and IOUTBN)					
I <sub>O(fs)</sub>	full-scale output current	differential outputs		2	-	20	mA
Vo	output voltage	compliance range	[1]	-1	-	+1.25	V
Ro	output resistance		[1]	-	150	-	kΩ
Co	output capacitance		[1]	-	3	-	pF
Referenc	e voltage input/output (REI	FIO)					
V <sub>O(ref)</sub>	reference output voltage			1.21	1.26	1.31	V
I <sub>O(ref)</sub>	reference output current		[1]	-	100	-	nA
Vi	input voltage	compliance range		1.0	-	1.26	V
R <sub>i</sub>	input resistance			-	1	-	MΩ
Input tim	ing, see Figure 18						
f <sub>s</sub>	sampling frequency			-	-	125	Msps
t <sub>w(WRT)</sub>	WRT pulse width	pins WRTA, WRTB		2	-	-	ns
t <sub>w(CLK)</sub>	CLK pulse width	pins CLKA, CLKB		2	-	-	ns
t <sub>h(i)</sub>	input hold time			1	-	-	ns
t <sub>su(i)</sub>	input set-up time			1.8	-	-	ns
Output ti	ming (IOUTAP, IOUTAN, IOU	JTBP and IOUTBN)					
t <sub>d</sub>	delay time			-	1	-	ns
t <sub>t</sub>	transition time	rising or falling transition (10 % to 90 % or 90 % to 10 %)	[1]	-	0.6	-	ns
t <sub>s</sub>	settling time	±1 LSB	[1]	-	40	-	ns
Static line	earity						
INL	integral non-linearity	25 °C		±0.4	±0.55	±0.70	LSB
		–40 °C to +85 °C		±0.3	-	±0.75	LSB
DNL	differential non-linearity	–40 °C to +85 °C		±0.15	±0.2	±0.3	LSB
Static acc	curacy (relative to full-scale	e) with GAINCTRL = 0					
E <sub>offset</sub>	offset error			-0.02	-	+0.02	%
E <sub>G</sub>	gain error	with external reference		-1.9	±1.5	+2.5	%
		with internal reference		-2.9	±2.1	+2.9	%
ΔG	gain mismatch	between DAC A and DAC B		-0.5	±0.05	+0.5	%

#### Table 5. Characteristics ...continued

 $V_{DDD}$  =  $V_{DDA}$  = 3.3 V; AGND and DGND connected together;  $I_{O(fs)}$  = 20 mA and  $T_{amb}$  = -40 °C to +85 °C; typical values measured at  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dynamic	performance					
SFDR	spurious free dynamic	B = Nyquist				
	range	$f_s$ = 52 Msps; $f_o$ = 1 MHz				
		0 dBFS	-	81	-	dBc
		–6 dBFS	-	80	-	dBc
		–12 dBFS	-	74	-	dBc
		f <sub>s</sub> = 52 Msps; 0 dBFS				
		f <sub>o</sub> = 5.24 MHz	-	79	-	dBc
		f <sub>s</sub> = 78 Msps; 0 dBFS				
		f <sub>o</sub> = 10.4 MHz	-	78	-	dBc
		f <sub>o</sub> = 15.7 MHz	-	71	-	dBc
		f <sub>s</sub> = 100 Msps; 0 dBFS				
		f <sub>o</sub> = 5.04 MHz	-	77	-	dBc
		f <sub>o</sub> = 20.2 MHz	60	69	-	dBc
		f <sub>s</sub> = 125 Msps; 0 dBFS				
		f <sub>o</sub> = 20.1 MHz	-	68	-	dBc
		within a window				
		f <sub>s</sub> = 52 Msps; f <sub>o</sub> = 1 MHz; 2 MHz span	-	89	-	dBc
		f <sub>s</sub> = 52 Msps; f <sub>o</sub> = 5.24 MHz; 10 MHz span	-	87	-	dBc
		f <sub>s</sub> = 78 Msps; f <sub>o</sub> = 5.26 MHz; 2 MHz span	-	90	-	dBc
		f <sub>s</sub> = 125 Msps; f <sub>o</sub> = 5.04 MHz; 10 MHz span	79	90	-	dBc
THD	total harmonic distortion	$f_s = 52 \text{ Msps}; f_o = 1 \text{ MHz}$	-	-78	-	dBc
		f <sub>s</sub> = 78 Msps; f <sub>o</sub> = 5.26 MHz	-	-76	-	dBc
		f <sub>s</sub> = 100 Msps; f <sub>o</sub> = 5.04 MHz	-	-74	-	dBc
		f <sub>s</sub> = 125 Msps; f <sub>o</sub> = 20.1 MHz	-	-64	-60	dBc
MTPR	multitone power ratio	$f_s$ = 65 Msps; 2 MHz < $f_o$ < 2.99 MHz; 8 tones at 110 kHz spacing at 0 dB full-scale	-	80	-	dBc
NSD	noise spectral density	$f_s$ = 100 Msps; $f_o$ = 5.04 MHz	-	-148.7	-	dBm/Hz
α <sub>cs</sub>	channel separation	f <sub>s</sub> = 78 Msps; f <sub>o</sub> = 10.4 MHz	-	88.0	-	dBc
		f <sub>s</sub> = 125 Msps; f <sub>o</sub> = 20.1 MHz	_	83.5	-	dBc

[1] Guaranteed by design.





















#### Dual 12-bit DAC, up to 125 Msps



## **10.** Application information

### **10.1 General description**

The DAC1201D125 is a dual 12-bit DAC operating up to 125 Msps. Each DAC consists of a segmented architecture, comprising a 7-bit thermometer sub-DAC and a 5-bit binary weighted sub-DAC.

Two modes are available for the digital input depending on the status of pin MODE. In Dual-port mode, each DAC uses its own data input line at the same frequency as the update rate. In Interleaved mode, both DACs use the same data input line at twice the update rate.

Each DAC generates on pins IOUTAP/IOUTAN and IOUTBP/IOUTBN two complementary current outputs. This provides a full-scale output current ( $I_{O(fs)}$ ), up to 20 mA. A single common or two independent full-scale current controls can be selected for both channels using pin GAINCTRL. An internal reference voltage is available for the reference current which is externally adjustable using pin REFIO.

The DAC1201D125 operates at 3.3 V and has separate digital and analog power supplies. Pin PWD is used to power-down the device. The digital input is 1.8 V compliant, 3.3 V compliant and 5 V tolerant.

## 10.2 Input data

The DAC1201D125 input follows a straight binary coding where DA11 and DB11 are the Most Significant Bits (MSB) and DA0 and DB0 are the Least Significant Bits (LSB).

The setting applied to pin MODE defines whether the DAC1201D125 operates in Dual-port mode or in Interleaved mode (see Table 6).

Table 6.	Mode selection
	mode Sciection

Mode	Function	DA11 to DA0	DB11 to DB0	Pin 17	Pin 18	Pin 19	Pin 20
LOW	Interleaved mode	active	off	IQWRT	IQCLK	IQRESET	IQSEL
HIGH	Dual-port mode	active	active	WRTA	CLKA	CLKB	WRTB

#### 10.2.1 Dual-port mode

The data and clock circuit for Dual-port mode operation is shown in Figure 14.



Each DAC has its own independent data and clock inputs. The data enters the input latch on the rising edge of the WRTA/WRTB signal and is transferred to the DAC latch. The output is updated on the rising edge of the CLKA/CLKB signal.



### 10.2.2 Interleaved mode

The data and clock circuit for Interleaved mode operation is illustrated in Figure 16.



In Interleaved mode, both DACs use the same data and clock inputs at twice the update rate. Data enters the latch on the rising edge of IQWRT. The data is sent to either latch A or latch B, depending on the value of IQSEL. The IQSEL transition must occur when IQWRT and IQCLK are LOW.

The IQCLK is divided by 2 internally and the data is transferred to the DAC latch. It is updated on its rising edge. When IQRESET is HIGH, IQCLK is disabled, see Figure 17.



### 10.3 Timing

The DAC1201D125 can operate at an update rate up to 125 Msps. This generates an input data rate of 125 MHz in Dual-port mode and 250 MHz in Interleaved mode. The timing of the DAC1201D125 is shown in Figure 18.



The typical performances are measured at 50 % duty cycle but any timing within the limits of the characteristics will not alter the performance.

- A configuration resulting in the same timing for the signals WRTA/WRTB and CLKA/CLKB, can be achieved either by synchronizing them or by connecting them together.
- The rising edge of the CLKA/CLKB signal can also be placed in a range from half a
  period in front of the rising edge of the WRTA/WRTB signal to half a period minus 1 ns
  after the rising edge of the WRTA/WRTB signal.

A typical set-up time of 0 ns and a hold time of 0.6 ns enables the DAC1201D125 to be easily integrated into any application.

## **10.4 DAC transfer function**

The full-scale output current for each DAC is the sum of the two complementary current outputs:

$$I_{O(fs)} = I_{IOUTP} + I_{IOUTN}$$
(1)

The output current depends on the digital input data:

$$I_{IOUTP} = I_{O(fs)} \times \left(\frac{DATA}{4096}\right) \qquad I_{IOUTN} = I_{O(fs)} \times \left(\frac{(4095 - DATA)}{4096}\right)$$

Table 7 shows the output current as a function of the input data, when  $I_{O(fs)}$  = 20 mA.

Table 7.	DAC transfer function		
Data	DA11/DB11 to DA0/DB0	IOUTAP/IOUTBP	IOUTAN/IOUTBN
0	0000 0000 0000	0 mA	20 mA
2047	1000 0000 0000	10 mA	10 mA
4095	1111 1111 1111	20 mA	0 mA

### 10.5 Full-scale current adjustment

The DAC1201D125 integrates one 1.25 V reference and two current sources to adjust the full-scale current in both DACs.

The internal reference configuration is shown in Figure 19.



The bias current is generated by the output of the internal regulator connected to the inverting input of the internal operational amplifiers. The external resistors  $R_A$  and  $R_B$  are connected to pins AVIRES and BVIRES, respectively. This configuration is optimal for temperature drift compensation because the band gap can be matched with the voltage on the feedback resistors.

The relationship between full-scale output current  $(I_{O(fs)})$  at the output of channel A or channel B and the resistor is:

$$I_{O(fs)} = \frac{24V_{REFIO}}{R_A}$$
(2)

The output current of the two DACs is typically fixed at 20 mA when both resistors R<sub>A</sub> and R<sub>B</sub> are set to 1.5 k $\Omega$ . The operational range of DAC1201D125 is from 2 mA to 20 mA.

It is recommended to decouple pin REFIO using a 100 nF capacitor.

An external reference can also be used for applications requiring higher accuracy or precise current adjustment. Due to the high input impedance of pin REFIO, applying an external source disables the band gap.

### 10.6 Gain control

Table 8 shows how to select the different gain control modes.

Table 8. C	Gain control		
GAINCTRL	Mode	DAC A full-scale control	DAC B full-scale control
LOW	independent gain control	AVIRES	BVIRES
HIGH	common gain control	AVIRES	AVIRES

In Independent gain mode, both full-scale currents can be adjusted independently using resistors  $R_A$  on pin AVIRES and  $R_B$  on pin BVIRES.

In Common gain mode, the full-scale current is adjusted with resistor  $R_A$  on pin AVIRES and divided by two in both DACs.

## **10.7 Analog outputs**

See Figure 20 for the analog output circuit of one DAC. This circuit consists of a parallel combination of PMOS current sources and associated switches for each segment.



Cascode source configuration enables the output impedance of the source to be increased, thus improving the dynamic performance by reducing distortion.

The DAC1201D125 can be used with either:

- a differential output, coupled to a transformer (or operational amplifier) to reduce even-order harmonics and noise
- a single-ended output for applications requiring unipolar voltage

A typical configuration is to use a 1 V p-p level on each output IOUTAP/IOUTBP and IOUTAN/IOUTBN. Several combinations can be used but they must respect the voltage compliance range.

### 10.7.1 Differential output using transformer

The use of a differential-coupled transformer output (see Figure 21) provides optimum distortion performance, and it helps to match the impedance and provides electrical isolation.



The center tap is grounded to allow the DC current flow to/from both outputs. If the center tap is open, the differential resistor must be replaced by two resistors connected to ground.

#### 10.7.2 Single-ended output

Using a single load resistor on one current output will provide a unipolar output range, typically from 0 V to 0.5 V with a 20 mA full-scale current at a 50  $\Omega$  load.



The resistor on the other current output is 25  $\Omega$ .

### 10.8 Power-down function

The DAC1201D125 has a power-down function to reduce the power consumption when it is not active.

Table 9.	Power-down		
PWD		Device function	Power dissipation (typ)
LOW		active	185 mW
HIGH		not active	16.5 mW

### **10.9 Alternative devices**

The following alternative devices are also available.

#### Table 10. Alternative devices

Pin compatible

Type number	Description	Sampling frequency
DAC1001D125	dual 10-bit DAC	up to 125 Msps
DAC1401D125	dual 14-bit DAC	up to 125 Msps

RL RL AGND AGND  $\overline{}$ Æ AGND  $\overline{}$  $\square$ 1.5 100 nF kΩ 1.5 kΩ 100 Ω 100 Ω 3.3 V AGND GAINCTRL ᢇ IOUTBN AVIRES BVIRES IOUTBP IOUTAP IOUTAN REFIO MODE AGND VDDA PWD 48 46 45 44 43 42 41 40 39 38 37 47 DA11 n.c 36 DA10 n.c. 35 2 DA9 DB0 3 34 DA8 DB1 4 33 DA7 DB2 5 32 DA6 DB3 31 6 DAC1201D125 DA5 DB4 30 DA4 DB5 8 29 DA3 DB6 q 28 DA2 DB7 10 27 DA1 DB8 26 11 DA0 DB9 12 25 18 19 20 21 22 23 24 13 14 15 16 17 VDDD DGND DB11 DB10 DGND n.c. CLKA/IQCLK Vppp n.c WRTA/IQWRT CLKB/IQRESET WRTB/IQSEL 100 nF 100 nF Ŧŀ <u>∙</u> I • ╢  $\overline{}$  $\mathcal{H}$ 3.3 V 3.3 V DGND DGND 001aaj125 Dual-port mode (MODE = HIGH) DAC active (PWD = LOW) Independent channel gain (GAINCTRL = LOW) Fig 23. Application diagram

## 10.10 Application diagram

**11. Package outline** 



#### Fig 24. Package outline SOT313-2 (LQFP48)

DAC1201D125 3

## **12. Abbreviations**

Table 11. A	bbreviations
Acronym	Description
DNL	Differential Non-Linearity
dBFS	deciBel Full-Scale
IF	Intermediate Frequency
INL	Integral Non-Linearity
LSB	Least Significant Bit
MSB	Most Significant Bit
PMOS	Positive-channel Metal-Oxide Semiconductor
SFDR	Spurious-Free Dynamic Range

## **13. Revision history**

Table 12. Revision h	istory				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
DAC1201D125 v.3	20120702	Product data sheet	-	DAC1201D125 v.2	
DAC1201D125 v.2	20120127	Product data sheet	-	DAC1201D125 v.1	
Modifications:	<ul> <li>Table 4 "The</li> </ul>	ermal characteristics" has I	been updated.		
<ul> <li>Section 10.6 "Gain control" has been updated.</li> </ul>					
DAC1201D125 v.1	20081127	Product data sheet	-	-	

## **14. Contact information**

For more information or sales office addresses, please visit: http://www.idt.com

Dual 12-bit DAC, up to 125 Msps

## **15. Contents**

General description 1
Features and benefits 1
Applications 1
Ordering information 2
Block diagram 2
Pinning information 3
Pinning
Pin description 3
Limiting values 5
Thermal characteristics 5
Characteristics 5
Application information
General description 14
Input data 14
Dual-port mode 15

10.2.2	Interleaved mode	16
10.3	Timing	17
10.4	DAC transfer function	17
10.5	Full-scale current adjustment	18
10.6	Gain control	19
10.7	Analog outputs	19
10.7.1	Differential output using transformer	20
10.7.2	Single-ended output	20
10.8	Power-down function	20
10.9	Alternative devices	21
10.10	Application diagram	22
11	Package outline	23
12	Abbreviations	24
13	Revision history	25
14	Contact information	25
15	Contents	26