

1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER

FEATURES:

- · 1 to 10 differential clock distribution
- Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications
- Operating frequency: 125MHz to 410MHz
- Stabilization time: <6us
- Very low skew: ≤40ps
- Very low jitter: ≤40ps
- 1.8V AVDD and 1.8V VDDQ
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- · Available in VFBGA package

APPLICATIONS:

- Meets or exceeds JEDEC standard CUA877 for registered DDR2 clock driver
- Along with SSTUA32864/66, DDR2 register, provides complete solution for DDR2 DIMMs

FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The CSPUA877 is a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair(CLK, CLK) to 10 differential output pairs $(Y_{[0:9]}, Y_{[0:9]})$ and one differential pair of feedback clock output (FBOUT, FBOUT). External feedback pins (FBIN, FBIN) for synchronization of the outputs to the input reference is provided. OE, OS, and Avod control the power-down and test mode logic. When Avod is grounded, the PLL is turned off and bypassed for test mode purposes. When the differential clock inputs (CLK, CLK) are both at logic low, this device will enter a low power-down mode. In this mode, the receivers are disabled, the PLL is turned off, and the output clock drivers are disabled, resulting in a clock driver current consumption of less than 500µA.

The CSPUA877 requires no external components and has been optimised for very low phase error, skew, and jitter, while maintaining frequency and duty cycle over the operating voltage and temperature range. The CSPUA877, designed for use in both module assemblies and system motherboard based solutions, provides an optimum high-performance clock source.

The CSPUA877 is available in Commercial Temperature Range (0°C to +70°C). See Ordering Information for details.

I D or OF POWER OE DOWN AND LD, OS, or OE Y0 TEST os T0 MODE PLL BYPASS LOGIC Y1 LD T1 Y2 <u>7</u>2 Y3 T3 Y4 ¥4 Y5 CLK CLK <u>7</u>5 10KO - 100KO Y6 PLL T6 FBIN Y7 FBIN 77 Y8 Y8 Y9 ¥9

1

NOTE

The Logic Detect (LD) powers down the device when a logic LOW is applied to both CLK and CLK.

COMMERCIAL TEMPERATURE RANGE

FBOUT FBOUT

PIN CONFIGURATION

6	Y6	Y6	Y7	Y7	FBIN	FBIN	FBOUT	FBOUT	Y8	Y8
5	Y5	GND	GND	OS	Vddq	OE	VDDQ	GND	GND	Y9
4	T5	GND	NB	Vddq	NB	NB	VDDQ	NB	GND	Y9
3	Yo	GND	NB	Vddq	NB	NB	VDDQ	NB	GND	Y4
2	Yo	GND	GND	VDDQ	VDDQ	VDDQ	VDDQ	GND	GND	<u>Y4</u>
1	Y1	Y1	Y2 C	Y2 D	E	CLK F	AGND G	AVDD H	Y3 	<u>Тз</u> К

VFBGA TOP VIEW

52 BALL VFBGA PACKAGE LAYOUT



COMMERCIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS^(1,2)

Symbol	Rating	Мах	Unit
Vddq, AVdd	Supply Voltage Range	-0.5 to +2.5	V
VI ⁽³⁾	Input Voltage Range	-0.5 to VDDQ + 0.5	V
Vo ⁽³⁾	Voltage range applied to any	-0.5 to VDDQ + 0.5	V
	output in the high or low state		
Ік	Input clamp current	±50	mA
(VI <0)			
Іок	Output Clamp Current	±50	mA
(Vo <0 or			
VO > VDDQ)			
lo	Continuous Output Current	±50	mA
(Vo =0 to VDDQ)			
VDDQ or GND	Continuous Current	±100	mA
TSTG	Storage Temperature Range	– 65 to +150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

3. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This value is limited to 2.5V max.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
AVDD ⁽¹⁾	Supply Voltage		VDDQ		V
VDDQ	I/O Supply Voltage	1.7	1.8	1.9	V
TA	Operating Free-Air Temperature	0	_	+70	°C

NOTE:

1. The PLL is turned off and bypassed for test purposes when AVpb is grounded. During this test mode, Vbbo remains within the recommended operating conditions and no timing parameters are guaranteed.

CAPACITANCE⁽¹⁾

Parameter	Description	Min.	Тур.	Max.	Unit
CIN	Input Capacitance	2	_	3	рF
	VI = VDDQ or GND				
CιΔ	Delta Input Capacitance			0.25	рF
	CLK, CLK, FBIN, FBIN				
Cl	Load Capacitance	—	10	—	pF

NOTE:

1. Unused inputs must be held high or low to prevent them from floating.

PIN DESCRIPTION (VFBGA)

Pin Name	Pin Number	Description
AGND	G1	Ground for 1.8V analog supply
AVdd	H1	1.8V analog supply
CLK, CLK	E1, F1	Differential clock input with a 10K Ω to 100K Ω pulldown resistor
FBIN, FBIN	E6, F6	Feedback differential clock input
FBOUT, FBOUT	G6, H6	Feedback differential clock output
GND	B2 - B5, C2, C5, H2, H5, J2 - J5	Ground
VDDQ	D2 - D4, E2, E5, F2, G2 - G5	1.8V supply
OE	F5	Output Enable
OS	D5	Output Select (tied to GND or VDDQ)
<u>Y[0:9]</u>	A3, A4, B1, B6, C1, C6, K1, K2, K5, K6	Buffered output of input clock, CLK
Y[0:9]	A1, A2, A5, A6, D1, D6, J1, J6, K3, K4	Buffered output of input clock, CLK
NB		No Ball

FUNCTION TABLE^(1,2)

		INPUT	S			0	UTPUTS		
AVdd	OE	OS	CLK	CLK	Y	Ŧ	FBOUT	FBOUT	PLL
GND	Н	Х	L	Н	L	Н	L	Н	OFF
GND	Н	Х	Н	L	Н	L	Н	L	OFF
GND	L	Н	L	Н	L(z)	L(z)	L	Н	OFF
					L(z)	L(z)			
GND	L	L	Н	L	Y7	<u>Y</u> 7	Н	L	OFF
					Active	Active			
1.8V (nom)	L	Н	L	Н	L(z)	L(z)	L	Н	ON
					L(z)	L(z)			
1.8V (nom)	L	L	Н	L	Y7	<u>Y</u> 7	Н	L	ON
					Active	Active			
1.8V (nom)	Н	Х	L	Н	L	Н	L	Н	ON
1.8V (nom)	Н	Х	Н	L	Н	L	Н	L	ON
1.8V (nom)	Х	Х	L ⁽³⁾	L ⁽³⁾	L(z)	L(z)	L(z)	L(z)	OFF
Х	Х	Х	Н	Н	Reserved				

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

2. L(z) means the outputs are disabled to a LOW state, meeting the loop limit in DC Electrical Characteristics table.

3. The device will enter a low power-down mode when CLK and CLK are both at logic LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: $TA = 0^{\circ}C$ to $+70^{\circ}C$

Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
Vik	Input Clamp V	oltage (All Inputs)	VDDQ = 1.7V, II = -18mA	—		- 1.2	V
VIL ⁽²⁾	Input LOW Voltage (OE, OS, CLK, CLK)			_	—	0.35Vddq	V
VIH ⁽²⁾	Input HIGH Voltage (OE, OS, CLK, CLK)			0.65Vddq	—	_	
VIN ⁽¹⁾	Input Signal V	oltage		-0.3	—	VDDQ + 0.3	V
VID(DC) ⁽²⁾	DC Input Diffe	rential Voltage		0.3		VDDQ+0.4	V
Vod ⁽³⁾	Output Differential Voltage		AVDD/VDDQ = 1.7V	0.6	—	_	V
Vон	Output HIGH Voltage		IOH = -100µA, VDDQ = 1.7V to 1.9V	VDDQ - 0.2		_	V
			Ioh = -9mA, VDDQ = 1.7V	1.1		_	
Vol	Output LOW Voltage		IOL = 100µA, VDDQ = 1.7V to 1.9V			0.1	V
			IOL = 9mA, VDDQ = 1.7V			0.6	
IODL	Output Disabl	ed LOW Current	OE = L, VODL = 100mV, AVDD/VDDQ = 1.7V	100	—	_	μA
lin	Input Current	CLK, CLK	AVDD/VDDQ = Max., VI = 0V to VDDQ			±250	μA
		OE, OS, FBIN, FBIN				±10	
Iddld	Static Supply	Current (IDDQ and IADD)	AVDD/VDDQ = Max., CLK and \overline{CLK} = GND			500	μA
IDD	Dynamic Pow	er Supply Current	Avdd/Vddq = Max., CLK = 410MHz			300	mA
	(IDDQ and IADE)(4,5)					

NOTES:

1. VIN specifies the allowable DC excursion of each different output.

2. VID is the magnitude of the difference between the input level on CLK and the input level on CLK. The CLK and CLK VIH and VIL limits are used to define the DC LOW and HIGH levels for the power down mode.

3. Vop is the magnitude of the difference between the true output level and the complementary level.

4. All Outputs are left open (unconnected to PCB).

5. Total IDD = IDD0 + IADD = FCK * CPD * VDD0, for Cpd = (IDD0 + IADD) / (FCK * VDD0) where FCK is the input frequency, VDD0 is the power supply, and CPD is the Power Dissipation Capacitance.

TIMING REQUIREMENTS

Symbol	Parameter	Min.	Мах.	Unit
f CLK	Operating Clock Frequency ^(1,2,5)	125	410	MHz
	Application Clock Frequency ^(1,3,5)	160	410	MHz
tDC	Input Clock Duty Cycle	40	60	%
t.	Stabilization Time ⁽⁴⁾	—	6	μs

NOTES:

1. The PLL will track a spread spectrum clock input.

2. Operating clock frequency is the range over which the PLL will lock, but may not meet all timing specifications. To be used only for low speed system debug.

3. Application clock frequency is the range over which timing specifications apply.

4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up. During normal operation, the stabilization time is also the time required for the PLL circuit to obtain phase lock of its feedback signal to its reference signal when CLK and \overline{CLK} go to a logic LOW state, enters the power-down mode, and later return to active operation. CLK and \overline{CLK} may be left floating after they have been driven LOW for one complete clock cycle.

5. Will lock to input frequency as low as 30MHz at room temperature and nominal or higher supply voltage (1.8V - 1.9V).

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

Symbol	Description	fск (MHz)	Min.	Typ. ⁽²⁾	Max.	Unit
ten	OE to any Y/Y	160 to 410	—	_	8	ns
tDIS	OE to any Y/Y	160 to 410	—		8	ns
SLR(I)	Output Enable (OE)	160 to 410	0.5		—	V/ns
	Input Clock Slew Rate, measured single-ended	160 to 410	1	2.5	4	
SLR(0) ⁽⁴⁾	Output Clock Slew Rate, measured single-ended	160 to 410	1.5	2.5	3	V/ns
Vox ⁽⁶⁾	Output Differential-Pair Cross-Voltage	160 to 410	(Vdda/2)-0.1		(VDDQ/2)+0.1	V
tjit(cc+)	Cycle-to-Cycle Period Jitter	160 to 410	0		40	ps
tuit(cc-)	Cycle-to-Cycle Period Jitter	160 to 410	0	_	-40	ps
t(Ø) ⁽⁵⁾	Static Phase Offset	160 to 410	-50	_	50	ps
t(Ø)DYN ⁽⁷⁾	Dynamic Phase Offset	160 to 270	-50		50	ps
		271 to 410	t(Ø)DYN(MIN)	_	t(Ø)DYN(MAX)	
tsk(0) ⁽⁷⁾	Output Clock Skew	160 to 270			40	ps
		271 to 410	—	_	tsk(0)max	
tjit(per) ^(3,7)	Period Jitter	160 to 270	-40		40	ps
		271 to 410	tjit(per)min	—	UIT(PER)MAX	
tjit(hper) ⁽³⁾	Half-Period Jitter	160 to 270	-75	_	75	ps
		271 to 410	-50	_	50	
Σ t(SU) ⁽⁷⁾	tjit(per) + t(Ø)dyn + tsk(0)	271 to 410	—		80	ps
Σt(H) ⁽⁷⁾	t(Ø)DYN + tSK(O)	271 to 410	—		60	ps
The PLL on th	e CSPUA877 will meet all the above test parameters v	while supporting SSC synthesizers with the foll	owing paramete	rs:		
	SSC Modulation Frequency		30		33	KHz
	SSC Clock Input Frequency Deviation		0	—	0.5	%
CSPUA877 P	PLL designs should target the value below to minimize	SSC-induced skew:				
	PLL Loop Bandwidth (-3dB from unity gain)		2	_	_	MHz

NOTES:

 There are two different terminations that are used with the above AC tests. The output load shown in figure 1 is used to measure the input and output differential pair cross-voltage only. The output load shown in figure 2 is used to measure all other tests, including input and output slew rates. For consistency, use 50Ω equal length cables with SMA connectors on the test board.

2. Refers to transition of non-inverting output.

3. Period jitter and half-period jitter specifications are seperate specifications that must be met independently of each other.

4. To eliminate the impact of input slew rates on static phase offset, the input slew rates of reference clock input (CLK, CLK) and feedback clock input (FBIN, FBIN) are recommended to be nearly equal. The 2.5V/ns slew rates are shown as a recommended target. Compliance with these nominal values is not mandatory if it can be adequately demonstrated that alternative characteristics meet the requirements of the registered DDR2 DIMM application.

5. Static phase offset does not include jitter.

6. Vox is specified at the DDR DRAM clock input or test load.

7. In the frequency range of 271 - 410MHz, the min and max values for LIT(PER) and t(\varnothing)DYN, and the max value for tsk(o), must not exceed the corresponding min and max values of the 160 - 270MHz range. Also, the sum of the specified values for | LIT(PER) |, | t(\varnothing)DYN |, and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN |, and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN |, and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and the sum of the specified values for | t(#)DYN | and tSK(O) must meet the requirement for Σ t(SU), and tSK(O) must meet the requirement for Σ t(H).



Figure 1: Output Load Test Circuit 1



Figure 2: Output Load Test Circuit 2





Cycle-to-Cycle jitter





Output Skew



NOTE: fo = Average input frequency measured at CLK / $\overline{\text{CLK}}$

Period jitter



NOTE:

fo = Average input frequency measured at CLK / $\overline{\text{CLK}}$

Half-Period jitter



Time Delay Between Output Enable (OE) and Clock Output (Y, \overline{Y})



Dynamic Phase Offset







NOTES:

Place all decoupling capacitors as close to the CSPUA877 pins as possible.

Use wide traces for AvDD and AGND.

Recommended bead: Fair-rite P/N 2506036017Y0 or equivalent (0.8 Ω DC max., 600 Ω at 100MHz).

Recommended Filtering for the Analog and Digital Power Supplies (AVDD and VDDD)

APPLICATION INFORMATION

		Clock Loading on the PLL outputs (pF)			
Clock Structure	# of SDRAM Loads per Clock	Min.	Max.		
#1	2	3	5		
#2	4	6	10		

APPLICATION INFORMATION



Feedback path





Feedback path

Clock Structure 2

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.