

DATASHEET

Description

The 9DML0441 and 9DML0451 devices are 3.3V members of Renesas' Full-Featured PCIe family. They support PCIe Gen1–7 Common Clocked (CC), Separate Reference no Spread (SRnS), and Independent Reference (IR) clock architectures. The parts provide a choice of asynchronous or glitch-free, gapped-clock switching modes, and offer a choice of integrated output terminations for direct connection to 85Ω or 100Ω transmission lines.

Applications

- Servers
- ATE
- Storage
- Master/Slave applications

Output Features

- Four 1-200MHz Low-Power HCSL (LP-HCSL) DIF pairs
- 9DML0441 default Zout = 100Ω
- 9DML0451 default Zout = 85Ω
- See AN-891 for easy termination to other logic levels


Features

- Direct connection to 100Ω (xx41) or 85Ω (xx51) transmission lines saves up to 16 resistors
- 79mW typical power consumption
- Spread Spectrum Clocking (SSC) compatible
- · OE# pins for each output
- HCSL-compatible differential inputs
- Selectable asynchronous or glitch-free, gapped-clock switching; allows the mux to be selected at power up even if both inputs are not running, then transition to glitch-free switching mode
- Space saving 4 × 4 mm 24-VFQFPN
- · Contact factory for customized versions

Key Specifications

- PCIe Gen1-7 CC support
- PCIe Gen1-7 IR support
- Output-to-output skew < 50ps
- PCle Gen7 additive jitter (CC) is < 14fs rms
- 12kHz–20MHz additive phase jitter 281fs rms typical at156.25MHz

Block Diagram




1

Note: Default resistors are internal on 41/51 devices.



Pin Configuration



24-VFQFPN, 4 x 4 mm, 0.5mm pitch

^ prefix indicates internal pull-up resistor v prefix indicates internal pull-down resistor

Power Management Table

OEx# Pin	DIF IN	DI	Fx
OLX# FIII	ווע ווע	True O/P	Comp. O/P
0	Running	Running	Running
1	Running	Low	Low

Power Connections

Pin Nu	ımber	Description		
VDD	GND	Description		
3	24	Input A receiver analog		
4	7	Input B receiver analog		
16	15	DIF outputs		



Pin Descriptions

Pin De	scription		
Pin#	Pin Name	Туре	Pin Description
1	DIF_INA	IN	True input of differential clock
2	DIF_INA#	IN	Complement input of differential clock
2	VDDD3 3	DWD	Power supply for differential input clock (receiver). This VDD should be treated as an analog
3	VDDR3.3	PWR	power rail and filtered appropriately. Nominally 3.3V.
1	VDDD3 3	DWD	Power supply for differential input clock (receiver). This VDD should be treated as an analog
4	VDDR3.3	PWR	power rail and filtered appropriately. Nominally 3.3V.
5	DIF_INB	IN	True input of differential clock
6	DIF_INB#	IN	Complement input of differential clock
7	GNDR	GND	Analog ground pin for the differential input (receiver).
			Switch Mode. This pin selects either asynchronous or glitch-free, gapped clock switching of
			the mux. Use asynchronous mode if 0 or 1 of the input clocks is running. Use Glitch-free
•	OW MODE		mode If both input clocks are running. This pin has an internal pull-down resistor and is
8	vSW_MODE	IN	dynamically configurable.
			0 = asynchronous switching mode
			1 = glitch-free, gapped clock switching mode
_	4050"	IN, SE, PU,	Active low input for enabling output 0. This pin has an internal pull-up resistor.
9	^OE0#	PDT	1 = disable output, 0 = enable output
10	DIF0	OUT	Differential true clock output.
11	DIF0#	OUT	Differential complementary clock output.
40	1054"	IN, SE, PU,	Active low input for enabling output 1. This pin has an internal pull-up resistor.
12	^OE1#	PDT	1 = disable output, 0 = enable output
13	DIF1	OUT	Differential true clock output.
14	DIF1#	OUT	Differential complementary clock output.
15	GND	GND	Ground pin.
16	VDD3.3	PWR	Power supply, nominally 3.3V
17	DIF2	OUT	Differential true clock output.
18	DIF2#	OUT	Differential complementary clock output.
40	AOE0#	IN, SE, PU,	Active low input for enabling output 2. This pin has an internal pull-up resistor.
19	^OE2#	PDT	1 = disable output, 0 = enable output
20	DIF3	OUT	Differential true clock output.
21	DIF3#	OUT	Differential complementary clock output.
00	AOE2#	IN, SE, PU,	Active low input for enabling output 3. This pin has an internal pull-up resistor.
22	^OE3#	PDT	1 = disable output, 0 = enable output
			Input to select differential input clock A or differential input clock B. This input has an internal
23	^SEL_A_B#	IN	pull-up resistor.
			0 = Input B selected, 1 = Input A selected.
24	GNDR	GND	Analog ground pin for the differential input (receiver).
25	EPAD	GND	Connect to Ground.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DML0441 / 9DML0451. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	VDDx				4.6	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,3
Input High Voltage, SMBus	V _{IHSMB}	SMBus clock and data pins			3.9	V	1
Storage Temperature	Ts		-65		150	င့	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2500			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

T_A = T_{AMB}, Supply Voltages per normal operation Conditions, See Test Loads for Loading Conditions

Parameter	Symbol	mbol Conditions		Typical	Maximum	Units	Notes
Input Common Mode Voltage - DIF_IN	V_{COM}	Common Mode Input Voltage	150		900	mV	1
Input Swing - DIF_IN	V_{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

T_A = T_{AMB}, Supply Voltages per normal operation Conditions, See Test Loads for Loading Conditions

Parameter	Symbol	ymbol Conditions Min		Typical	Maximum	Units	Notes
Operating Supply Current	I _{DD}	VDD, All outputs active at 100MHz		24	31	mA	
Powerdown Current	I _{DDPD}	VDD, all outputs disabled		2	3	mA	1

¹ Input clock stopped.

²Operation under these Conditions is neither implied nor guaranteed.

³Not to exceed 4.6V.

² Slew rate measured through +/-75mV window centered around differential zero.



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

T_A = T_{AMB}, Supply Voltages per normal operation Conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	VDDx	Supply voltage for core and analog	3.135	3.3	3.465	V	
Ambient Operating Temperature	Ambient Operating Temperature T _{AMB} Industrial range		-40	25	85	°C	
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		V _{DD} + 0.3	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	
Input Current	I _{INP}	Single-ended inputs $V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors $V_{IN} = \text{VDD}$; Inputs with internal pull-down resistors	-50		50	uA	
Input Frequency	F _{ibyp}	/P			200	MHz	2
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1
	C _{OUT}	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.74	1	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCle}	Allowable Frequency for PCle Applications (Triangular Modulation)	30	31.5	33	kHz	
Input SS Modulation Frequency non-PCle			0		66	kHz	
OE# Latency	OE# Latency t_ATOE# DIF start after OE# assertion DIF stop after OE# deassertion		1	2	3	clocks	1,3
Tfall	t⊧	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200 mV.



Electrical Characteristics-DIF Low-Power HCSL Outputs

T_A = T_{AMB}, Supply Voltages per normal operation Conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Slew rate	dV/dt	Scope averaging on, default settings	1.5	2.4	4	V/ns	1, 2, 3
Slew rate matching	∆dV/dt	Slew rate matching		8.1	20	%	1, 4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using	660	783	850	mV	7
Voltage Low	V _{LOW}	oscilloscope math function. (Scope averaging on)	-150	-24	150	1110	7
Maximum Voltage	VMaximum	Measurement on single ended signal using absolute value.		814	1150	mV	7
Minimum Voltage	VMinimum	(Scope averaging off)	-300	-66		IIIV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	368	550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		17	140	mV	1, 6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

T_A = T_{AMB}, Supply Voltages per normal operation Conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Duty Cycle Distortion	t DCD	Measured differentially, at 100MHz		0.2	0.7	%	1,3
Skew, Input to Output	t_{pd}	V _T = 50%	2637	3381	4273	ps	1
Skew, Output to Output	t _{sk3}	V _T = 50%		23	50	ps	1
Jitter, Cycle to cycle	фсус-сус	Additive Jitter			1	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V. These are defaults for the 41/51 devices, alternate settings are available in the P1 device.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

^o Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_Minimum/Maximum (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ These are defaults for the 41/51 devices. They are factory adjustable in the P1 device.

² Measured from differential waveform.

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock.



Electrical Characteristics-Additive PCIe Phase Jitter

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Unit	Notes
	^t jphPCIeG1-CC	PCIe Gen 1 (2.5 GT/s) SSC < -0.5%	1790	2905	4020	86000	fs (pk-pk)	1, 2
	tjphPCIeG2-CC	PCIe Gen 2 Hi Band (5.0 GT/s) SSC < -0.5%	156	254	352	3100	fs (RMS)	1, 2
	jpnPCTeG2-CC	PCIe Gen 2 Lo Band (5.0 GT/s) SSC < -0.5%	72	81	91	3000	fs (RMS)	1, 2
Additive PCIe Phase	^t jphPCIeG3-CC	PC le Gen 3 (8.0 GT/s) SSC < -0.5%	52	85	117	1000	fs (RMS)	1, 2
Jitter (Common Clocked Architecture)	^t jphPCIeG4-CC	PC le Gen 4 (16.0 GT/s) SSC < -0.5%	52	85	117	500	fs (RMS)	1, 2, 3, 4
	^t jphPCIeG5-CC	PCIe Gen 5 (32.0 GT/s) SSC < -0.5%	20	33	46	150	fs (RMS)	1, 2, 3, 5
	^t jphPCIeG6-CC	PCIe Gen 6 (64.0 GT/s) SSC < -0.5%	12	20	27	100	fs (RMS)	1, 2, 3, 6
	^t jphPCIeG7-CC	PCIe Gen 7 (128.0 GT/s) SSC < -0.5%	8	14	19	67	fs (RMS)	1, 2, 3, 7
	^t jphPCIeG1-SRIS	PCIe Gen 1 Band (5.0 GT/s) SSC < -0.3%	n/a	n/a	n/a	n/a	fs (pk-pk)	1, 2, 8
	tjphPCIeG2-SRIS	PC le Gen 2 Band (5.0 GT/s) SSC < -0.3%	135	204	273	n/a	fs (RMS)	1, 2, 8
Additive PCIe Phase	^t jphPCIeG3-SRIS	PCIe Gen 3 (8.0 GT/s) SSC < -0.3%	52	81	109	n/a	fs (RMS)	1, 2, 8
Jitter (SRIS Architecture)	^t jphPCIeG4-SRIS	PCIe Gen 4 (16.0 GT/s) SSC < -0.3%	54	83	112	n/a	fs (RMS)	1, 2, 8
	^t jphPCIeG5-SRIS	PCIe Gen 5 (32.0 GT/s) SSC <u><</u> -0.3%	15	23	32	n/a	fs (RMS)	1, 2, 8
	^t jphPCIeG6-SRIS	PCIe Gen 6 (64.0 GT/s) SSC ≤ -0.3%	11	17	22	n/a	fs (RMS)	1, 2, 8
	^t jphPCIeG7-SRIS	PCIe Gen 7 (128.0 GT/s) SSC < -0.15%	8	12	16	n/a	fs (RMS)	1, 2, 8

Notes:

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 7.0, Revision 0.7 See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The additive jitter may be subtracted from the limit using RSS subtraction to determine remaining margin.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data ratem the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. Note that 0.15 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 7. Note that 0.10ps RMS is to be used in channel simulations to account for additional noise in a real system.


DECEMBER 16, 2025 7 2:4 3.3V PCIE GEN1–7 CLOCK MUX



8. The PCI Express Base Specification 7.0, Revision 0.7 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, therefore, the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user can choose to use this more relaxed value as the jitter limit.


Test Loads

Test Load for AC/DC Measurements



Clock Source	DUT	L (cm)	Differential Zo (ohms)	C _L (pF)
SMA100B	9DML0451	12.7	85	2
SMA100B	9DML0441	12.7	100	2

Test Load for Phase Jitter Measurements



Clock Source	DUT	L (cm)	Differential Zo (ohms)
SMA100B	9DML0451	25.4	85
SMA100B	9DML0441	25.4	100

Alternate HCSL Terminations

Device	Differential Zo (Ω)	Rs (Ω)
9DML0441	85	N/A
9DML0441	100	None needed
9DML0451	85	None needed
9DML0451	100	7.5



Alternate Terminations

The 9DML family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with "Universal" Low-Power HCSL Outputs"</u> for details.

Marking Diagrams





Notes:

- 1. Line 1: "LOT" is the lot sequence number.
- 2. Line 2: truncated part number.
- 3. Line 3: "YYWW" is the digits of the year and work-week that the part was assembled.

Thermal Characteristics

Parameter	Symbol	Conditions	PKG	Typical VALUE	Units	Notes
Thermal Resistance	θ_{JC}	Junction to Case	NLG24	42	°C/W	1
	θ_{Jb}	Junction to Base		2.4	°C/W	1
	θ_{JA0}	Junction to Air, still air		39	°C/W	1
	θ _{JA1}	Junction to Air, 1 m/s air flow		33	°C/W	1
	θЈАЗ	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1

¹ EPAD soldered to board.

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

24-VFQFPN Package Outline Drawing

Ordering Information

Part / Order Number	Notes	ShippingPackaging	Package	Temperature
9DML0441AKILF	100Ω	Trays	24-VFQFPN	-40 to +85° C
9DML0441AKILFT	10022	Tape and Reel	24-VFQFPN	-40 to +85° C
9DML0451AKILF	85Ω	Trays	24-VFQFPN	-40 to +85° C
9DML0451AKILFT	0022	Tape and Reel	24-VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).




Revision History

Date	Description	
December 16, 2025	Updated pin 8 description.	
May 12, 2025	Updated Electrical Characteristics - Additive PCle Phase Jitter table.	
	Updated Table 7 Electrical Characteristics - Additive PCle Phase Jitter.	
December 12, 2024	2. Changed all references of Gen1-5 to Gen1-6.	
	3. Updated Key Specifications on page 1.	
December 2, 2022	Updated POD link.	
May 22, 2019	1. Added PCle Gen5 parameters to electrical tables	
Wiay 22, 2019	2. Removed 'P' devices from data sheet.	
August 27, 2018	Minor updates to electrical tables.	
	2. Updated front page text.	
	3. Updated block diagram.	
	1. Updated leakage current spec for inputs with pull/up/down to +/-50μA.	
June 6, 2016	2. Updated electrical tables with characterization data.	
	3. Update Front page text.	
	4. Updated ordering information.	
	5. Move to Final.	
6/1/2016	Updated electrical tables to latest format	
0/1/2010	2. Update front page text	

Package Outline Drawing PSC-4192-01



NLG24P1 24-VFQFPN 4.0 x 4.0 x 0.9 mm Body, 0.5mm Pitch Rev.06, May 6, 2025



RECOMMENDED LAND PATTERN

2.45

(PCB Top View, NSMD Design)

- 4. Numbers in () are for references only.
- Pin#1 ID is identified by either chamfer or notch.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.