DATA SHEET

# **General Description**


The 844S012 is an optimized PCIe, sRIO and Gigabit Ethernet Frequency Synthesizer. The 844S012 uses a 25MHz parallel resonant crystal to generate 33.33MHz - 200MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solution. The device supports  $\pm 0.25\%$  center-spread, and -0.6% down-spread clocking with two spread select pins (SSC[1:0]). The VCO operates at frequency of 2GHz. The device has three output banks: Bank A with two LVDS outputs, 100MHz – 250MHz; Bank B with seven 33.33MHz – 200MHz LVCMOS/LVTTL outputs; and Bank C with one 33.33MHz – 200MHz LVCMOS/LVTTL output.

All Banks A, B and C have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The low jitter characteristic of the 844S012 makes it an ideal clock source for PCle, sRIO and Gigabit Ethernet applications. Designed for networking and industrial applications, the 844S012 can also drive the high-speed clock inputs of communication processors, DSPs, switches and bridges.

#### **Features**


- Two differential LVDS outputs (Bank A), configurable for PCIe (100MHz or 250MHz) and sRIO (100MHz or 125MHz) clock signals
- Eight LVCMOS/LVTTL outputs (Bank B/C), 18Ω typical output impedance
- Two REF\_OUT LVCMOS/LVTTL clock outputs 23Ω typical output impedance
- Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or one LVCMOS/LVTTL single-ended reference clock input
- Supports the following output frequencies:
   LVDS Bank A: 100MHz, 125MHz, 200MHz and 250MHz
   LVCMOS/LVTTL Bank B/C: 33.33MHz, 50MHz, 66.67MHz, 100MHz, 125MHz, 133.33MHz, 166.67MHz and 200MHz
- VCO: 2GHz
- Spread spectrum clock: ±0.25% center-spread, and -0.6% down-spread
- PLL bypass and output enable
- RMS period jitter: 17ps (maximum), QB outputs
- Full 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in a lead-free (RoHS 6) compliant package
- Replacement part: 844S012BKI-01LF/T

# **Pin Assignment**





# **Block Diagram**





**Table 1. Pin Descriptions** 

Number	Name	Т	уре	Description
1, 7, 14, 28, 29	$V_{DD}$	Power		Core supply pins.
2, 3	REF_OUT0, REF_OUT1	Output		Single-ended reference clock outputs. $23\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.
4, 5, 15, 27, 34, 35, 36, 40, 46, 50, 54	GND	Power		Power supply ground.
6	REF_IN	Input	Pulldown	Single-ended reference clock input. LVCMOS/LVTTL interface levels.
8	REF_SEL	Input	Pulldown	Reference select pin. When HIGH selects REF_IN. When LOW, selects crystal. See Table 3E. LVCMOS/LVTTL interface levels.
9, 10	XTAL_IN XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
11	BYPASS	Input	Pulldown	PLL bypass. When HIGH, bypasses PLL. When LOW, selects PLL. See Table 3J. LVCMOS/LVTTL interface levels.
12	REF_OE	Input	Pulldown	Active HIGH REF_OUT enable/disable pin. See Table 3F. LVCMOS/LVTTL interface levels.
13	nMR	Input	Pullup	Active LOW Master Reset. When logic LOW, the internal dividers are reset. When logic HIGH, the internal dividers are enabled. This device requires a reset signal after powerup. See Table 3G. LVCMOS/LVTTL interface levels.
16, 17	SSC1, SSC0	Input	Pullup	SSC control pins. See Table 3D. LVCMOS/LVTTL interface levels.
18, 19, 20	F_SELB2, F_SELB1, F_SELB0	Input	Pulldown	Frequency select pins for QBx outputs. See Table 3B. LVCMOS/LVTTL interface levels.
21, 22, 23	F_SELC2, F_SELC1, F_SELC0	Input	Pulldown	Frequency select pins for QC output. See Table 3C. LVCMOS/LVTTL interface levels.
24, 25	F_SELA1, F_SELA0	Input	Pulldown	Frequency select pins for QAx/nQAx outputs. See Table 3A. LVCMOS/LVTTL interface levels.
26	QA_OE	Input	Pullup	Output enable pin for Bank A outputs. See Table 3H. LVCMOS/LVTTL interface levels.
30, 31 32, 33	nQA1, QA1 nQA0, QA0	Output		Differential Bank A clock output pairs. LVDS interface levels.
37, 38	$V_{DDA}$	Power		Analog supply pins.
39	QBC_OE	Input	Pullup	Output enable pin for Bank B and Bank C outputs. See Table 3I. LVCMOS/LVTTL Interface levels.
41	QC	Output		Single-ended Bank C clock output. LVCMOS/LVTTL interface levels. $18\Omega$ typical output impedance.
42	V <sub>DDOC</sub>	Power		Output supply pin for QC LVCMOS output.
43, 48, 52, 56	$V_{\rm DDOB}$	Power		Output supply pins for QBx LVCMOS outputs.
44, 45, 47, 49, 51, 53, 55	QB0, QB1, QB2, QB3, QB4, QB5, QB6	Output		Single-ended Bank B clock outputs. LVCMOS/LVTTL interface levels. $18\Omega$ typical output impedance.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



# **Table 2. Pin Characteristics**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				2		pF
C <sub>PD</sub>	Power Dissipation Capacitance	QB[0:6], QC	V <sub>DDOB</sub> , V <sub>DDOC</sub> = 3.465V		4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor				51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resis	tor			51		kΩ
D	Output Impedance	QB[0:6], QC	$V_{DDOB}$ , $V_{DDOC} = 3.3V$		18		Ω
R <sub>OUT</sub>	Output Impedance	REF_OUT[0:1]	$V_{DDOB}$ , $V_{DDOC} = 3.3V$		23		Ω

# **Function Tables**

Table 3A. F\_SELA[1:0] Frequency Select Function Table

	Inputs			Output Frequency (25MHz Reference)
F_SELA1	F_SELA0	M Divider Value	NA Divider Value	QA[0:1], nQA[0:1] – (MHz)
0	0	80	20	100 (default)
0	1	80	16	125
1	0	80	10	200
1	1	80	8	250

Table 3B. F\_SELB[2:0] Frequency Select Function Table

		Inpi	Output Frequency (25MHz Reference)		
F_SELB2	F_SELB1	F_SELB0	M Divider Value	NB Divider Value	QB[0:6] – (MHz)
0	0	0	80	60	33.33 (default)
0	0	1	80	40	50
0	1	0	80	30	66.67
0	1	1	80	20	100
1	0	0	80	16	125
1	0	1	80	15	133.33
1	1	0	80	12	166.67
1	1	1	80	10	200



Table 3C. F\_SELC[2:0] Frequency Select Function Table

		Output Frequency (25MHz Reference)			
F_SELC2	F_SELC1	F_SELC0	M Divider Value	NC Divider Value	QC – (MHz)
0	0	0	80	60	33.33 (default)
0	0	1	80	40	50
0	1	0	80	30	66.67
0	1	1	80	20	100
1	0	0	80	16	125
1	0	1	80	15	133.33
1	1	0	80	12	166.67
1	1	1	80	10	200

### Table 3D. SSC\_SEL[1:0] Function Table

Inputs		
SSC1	SSC0	Mode
0	0	0 to -0.6% Down-spread
0	1	±0.25% Center-spread
1	0	±0.25% Center-spread
1	1	SSC Off (default)

### Table 3E. REF\_SEL Function Table

Input		
REF_SEL	Input Reference	
0 (default)	XTAL	
1	REF_IN	

### **Table 3F. REF\_OE Function Table**

Input		
REF_OE	Function	
0 (default)	REF_OUT[0:1] - Disabled (High-Impedance)	
1	REF_OUT[0:1] - Enabled	



### Table 3G. nMR Function Table

Input		
nMR	Function	
0	Device reset, output divider - Disabled	
1 (default)	Output - Enabled	

NOTE: This device requires a reset signal after power-up to function properly.

# Table 3H. QA\_OE Function Table

Input		
QA_OE	Function	
0	QA[0:1], nQA[0:1] - Disabled (High-Impedance)	
1 (default)	QA[0:1], nQA[0:1] - Enabled	

### Table 3I. QBC\_OE Function Table

Input		
QBC_OE	Function	
0	QB[0:6] and QC - Disabled (High-Impedance)	
1 (default)	QB[0:6] and QC - Enabled	

#### **Table 3J. BYPASS Function Table**

Input		
BYPASS	Function	
0 (default)	PLL	
1	Bypass (reference ÷N)	



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to V <sub>DD</sub> -0.5V to V <sub>DDOx</sub> + 0.5V
Outputs, V <sub>O</sub> (LVCMOS)	-0.5V to V <sub>DDOx</sub> + 0.5V
Outputs, I <sub>O</sub> (LVDS) Continuos Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	31.4°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

# **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDOB} = V_{DDOC} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

	The state of the s								
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units			
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V			
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> - 0.20	3.3	$V_{DD}$	V			
V <sub>DDOB</sub> , V <sub>DDOC</sub>	Output Supply Voltage		3.135	3.3	3.465	V			
I <sub>DD</sub>	Power Supply Current				285	mA			
I <sub>DDA</sub>	Analog Supply Current				20	mA			
I <sub>DDOA</sub> + I <sub>DDOB</sub>	Output Supply Current				1	mA			



Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDOB} = V_{DDOC} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Volt	Input High Voltage		2.2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volta	age		-0.3		0.8	V
		nMR, SSC[1:0], QA_OE, QBC_OE	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			10	μΑ
I <sub>IH</sub>	Input High Current	REF_IN, REF_SEL, BYPASS, REF_OE, F_SELA[1:0], F_SELB[2:0], F_SELC[2:0]	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			150	μА
		nMR, SSC[1:0], QA_OE, QBC_OE	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μΑ
I <sub>IL</sub>	Input Low Current	REF_IN, REF_SEL, BYPASS, REF_OE, F_SELA[1:0], F_SELB[2:0], F_SELC[2:0]	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-10			μА
V <sub>OH</sub>	Output High Voltage	QBx, QC, REF_OUTx	V <sub>DDOB</sub> , V <sub>DDOC</sub> , V <sub>DDO_REF</sub> = I <sub>OH</sub> = -2mA	2.6			V
V <sub>OL</sub>	Output Low Voltage	QBx, QC, REF_OUTx	$V_{DDOB}$ , $V_{DDOC}$ , $V_{DDO\_REF} = I_{OH} = 2mA$			0.5	V

# Table 4C. LVDS DC Characteristics, $V_{DD}$ = 3.3V ± 5%, $T_{A}$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	V
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
Vos	Offset Voltage		1.125		1.375	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV

### **Table 5. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.



### **AC Electrical Characteristics**

Table 6. AC Characteristics,  $V_{DD} = V_{DDOB} = V_{DDOC} = T_A = -40$ °C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	0	QA[0:1], nQA[0:1]		100		250	MHz
$f_{OUT}$	Output Frequency	QB[0:6]		33.33		200	MHz
		QC		33.33		200	MHz
tsk(b)	Bank Skew	QB[0:6]				60	ps
isk(b)	NOTE 1, 2	QA[0:1], nQA[0:1]	LVCMOS Outputs off			10	ps
tsk(o)	Output Skew; NOTE 2, 3		Across Banks B and C at Same Frequency			620	ps
		QA[0:1], nQA[0:1]	All Outputs at the Same Frequency, REF_OE = 0			55	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 2	QB[0:6]	All Outputs at the Same Frequency, REF_OE = 0			80	ps
		QC	All Outputs at the Same Frequency, REF_OE = 0			50	ps
	RMS Period Jitter	QA[0:1], nQA[0:1]	All Outputs at the Same Frequency, REF_OE = 0			9	ps
tjit(per)		QB[0:6], QC	QBx, QC = 33.33MHz, QAx, nQAx = 100MHz, REF_OE = 0			17	ps
			All Outputs at the same Frequency, REF_OE = 0			11	ps
F <sub>M</sub>	SSC Modulation Frequency	QA[0:1], nQA[0:1] QB[0:6], QC		29		33.33	kHz
t <sub>L</sub>	PLL Lock Time		SSC off			100	ms
\ L	I LL LOCK TIME		SSC on			2.1	S
t <sub>R</sub> / t <sub>F</sub>	Output	QB[0:6], QC	20% to 80%	150		450	ps
	Rise/Fall Time	QA[0:1], nQA[0:1]	20% to 80%	65		250	ps
	Outout	QA[0:1], nQA[0:1]	LVCMOS Outputs OFF	48		52	%
odc	Output Duty Cycle	QB[0:6], QC	Output Frequency ≤ 133.33MHz	48		52	%
	2.70.0	QB[0:6], QC	Output Frequency > 133.33MHz	46		54	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOB</sub>/2.




# **Parameter Measurement Information**




3.3V LVDS Output Load AC Test Circuit




LVDS Bank Skew




**LVCMOS Cycle-to-Cycle Jitter** 



3.3V LVCMOS Output Load AC Test Circuit





**LVCMOS Bank Skew** 




**LVDS Cycle-to-Cycle Jitter** 

# **Parameter Measurement Information, continued**







### **LVCMOS Output Skew**




**RMS Period Jitter** 



#### LVCMOS Rise/Fall Time



LVDS Output Rise/Fall Time




LVCMOS Output Duty Cycle/Pulse Width/Period


LVDS Output Duty Cycle/Pulse Width/Period



# **Parameter Measurement Information, continued**



Offset Voltage Setup



**Differential Output Voltage Setup** 

# **Applications Information**

## **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **REF\_IN Input**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from the REF\_IN to ground.

### **Outputs:**

#### **LVCMOS Outputs**

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

#### **LVDS Outputs**

All unused LVDS outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 844S012 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD,}$   $V_{DDA,}$   $V_{DDOB}$  and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu F$  bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 2*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 2. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



### **Crystal Input Interface**

The 844S012 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 3* below

18pF Parallel Crystal

X1

C1

18pF

XTAL\_IN

XTAL\_OUT

C2

18pF

XTAL\_OUT

Figure 3. Crystal Input Interface

were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.

### Overdriving the XTAL Interface

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 4A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega.$  This can also be accomplished by removing R1 and making R2  $50\Omega.$  By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface



#### **LVDS Driver Termination**

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission line environment. In order to avoid any transmission line reflection issues, the  $100\Omega$  resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the input receivers amplitude and common mode input range should be verified for compatibility with the output.




Figure 4. Typical LVDS Driver Termination



### **Schematic Example**

Figure 6 shows an example of 844S012 application schematic. In this example, the device is operated at  $V_{DD} = V_{DDOB} = V_{DDOC} = 3.3V$ . The 18pF parallel resonant 25MHz crystal is used. The C1 and C2 = 18pF and are recommended for frequency accuracy. For different board layouts, the C1 and C2 may be slightly adjusted for optimizing

frequency accuracy. Two examples of LVDS terminations and one example of an LVCMOS termination are shown in this schematic. The decoupling capacitors should be located as close as possible to the power pin.




Figure 6. 844S012 Schematic Example



### **Spread Spectrum**

Spread-spectrum clocking is a frequency modulation technique for EMI reduction. When spread-spectrum is enabled, a 32kHz triangle waveform is used with 0.6% down-spread (+0.0% / -0.6%) from the nominal output frequency. An example of a triangle frequency modulation profile is shown in *Figure 7A* below. The ramp profile can be expressed as:

€ Fnom = Nominal Clock Frequency in Spread Off mode

€ Fm = Nominal Modulation Frequency (30kHz)

€  $\delta$  = Modulation Factor (0.6% down spread)

$$(1 - \delta)$$
Fnom + 2Fm ×  $\delta$  × Fnom × t when 0 < t <  $\frac{1}{2$ Fm,

$$(1 - \delta)$$
Fnom $-2$ Fm  $\times \delta \times$  Fnom  $\times t$  when  $\frac{1}{2$ Fm $} < t < \frac{1}{Fm}$ 

The 844S012 triangle modulation frequency deviation will not exceed 0.7% down-spread from the nominal clock frequency (+0.0% / -0.6%). An example of the amount of down spread relative to the nominal clock frequency can be seen in the frequency domain, as shown in *Figure 7B*. The ratio of this width to the fundamental frequency is typically 0.4%, and will not exceed 0.7%. The resulting spectral reduction will be greater than 5dB, as shown in *Figure 7B*. It is important to note the 844S012 5dB minimum spectral reduction is the component-specific EMI reduction, and will not necessarily be the same as the system EMI reduction.




Figure 7A. Triangle Frequency Modulation




Figure 7B. 200MHz Clock Output In Frequency Domain

- (A) Spread-Spectrum OFF
- (B) Spread-Spectrum ON



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 844S012. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 844S012 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

The maximum current at 85° is as follows:

```
\begin{split} I_{DD\_MAX} &= 270\text{mA} \\ I_{DDA\_MAX} &= 20\text{mA} \\ I_{DDO\_MAX} &= 1\text{mA} \end{split}
```

#### **Core and LVDS Output Power Dissipation**

• Power (core, LVDS) =  $V_{DD\_MAX}$  \* ( $I_{DD} + I_{DDA} + I_{DDO}$ ) = 3.465V \* (270mA + 20mA + 1mA) = **1008.315mW** 

#### **LVCMOS Output Power Dissipation**

- Dynamic Power Dissipation at 200MHz, (QB, QC) Power (200MHz) =  $C_{PD}$  \* Frequency \*  $(V_{DDO})^2$  = 4pF \* 200MHz \*  $(3.465V)^2$  = **9.6mW per output** Total Power (200MHz) = **9.6mW** \* **8 = 76.7mW**
- Dynamic Power Dissipation at 25MHz Power (25MHz) =  $C_{PD}$  \* Frequency \*  $(V_{DDO})^2$  = 4pF \* 25MHz \*  $(3.465V)^2$  = **1.2mW per output Total Power** (25MHz) = **1.2mW** \* **2 = 2.4mW**

#### **Total Power Dissipation**

- Total Power
  - = Power (core, LVDS) + Total Power (200MHz) + Total Power (25MHz)
  - = 1008.315mW + 76.7mW + 2.4mW
  - = 1087.415mW



#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 31.4°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 1.087\text{W} * 31.4^{\circ}\text{C/W} = 119.1^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance  $\theta_{JA}$  for 56 Lead VFQFN, Forced Convection

Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	31.4°C/W	27.5°C/W	24.6°C/W



# **Reliability Information**

Table 8.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 56 Lead VFQFN

$\theta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	31.4°C/W	27.5°C/W	24.6°C/W	


### **Transistor Count**


The transistor count for 844S012 is: 11,509




# **Package Outline and Package Dimensions**

#### Package Outline - K Suffix for 56 Lead VFQFN







There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type C: Mouse bite on the paddle (near pin 1)

**Table 9. Package Dimensions** 

SPEC NON_JEDEC: VLLD-2/-5 All Dimensions in Millimeters				
Symbol	Minimum	Maximum		
N	5	6		
Α	0.80	1.00		
A1	0	0.05		
А3	0.25 Ref.			
b	0.18	0.30		
N <sub>D</sub> & N <sub>E</sub>	1	4		
D&E	8.00	Basic		
D2	4.35	4.65		
E2	5.05	5.35		
е	0.50 Basic			
L	0.30	0.50		

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 9.



# **Ordering Information**

# **Table 10. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844S012AKILF	ICS844S012AIL	"Lead-Free" 56 Lead VFQFN	Tray	-40°C to +85°C
844S012AKILFT	ICS844S012AIL	"Lead-Free" 56 Lead VFQFN	Tape & Reel	-40°C to +85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В		1	PDN #CQ-15-04 Product Discontinuance Notice – Last Time buy Expires on August 14, 2016.	08/25/15



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.