

# **G**Eneral **D**escription


The 84329-01 is a general purpose, single output high frequency synthesizer. The VCO operates at a frequency range of 200MHz to 700MHz. The VCO frequency is programmed in steps equal to the value of the crystal frequency divided by 16. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by 1, 2, 4, and 8. Output frequency steps as small as 125kHz to 1MHz can be achieved using a 16MHz crystal depending on the output dividers.

# BLOCK DIAGRAM

# **F**EATURES

- Fully integrated PLL, no external loop filter requirements
- 1 differential 3.3V LVPECL output
- · Crystal oscillator interface
- Output frequency range: 25MHz to 700MHz
- VCO range: 200MHz to 700MHz
- Parallel interface for programming counter and output dividers during power-up
- · Serial 3 wire interface
- RMS Period jitter: 5.5ps (maximum)
- Cycle-to-cycle jitter: 35ps (maximum)
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

# PIN ASSIGNMENT





#### FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.

The 84329-01 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A series-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 200MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be M times the reference frequency ÷ 16 by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the ICS84329-01 support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. Figure 1 shows the timing diagram for each mode. In parallel mode the nP\_LOAD input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed directly

to the M divider and N output divider. On the LOW-to-HIGH transition of the nP\_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP\_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

lows: 
$$fVCO = \frac{fxtal}{16} \times M$$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as  $200 \le M \le 511$ . The frequency out is defined as follows:

defined as follows: fout = 
$$\frac{\text{fVCO}}{\text{N}} = \frac{\text{fxtal}}{16} \times \frac{\text{M}}{\text{N}}$$

Serial operation occurs when nP\_LOAD is HIGH and S\_LOAD is LOW. The shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. The contents of the shift register are loaded into the M divider when S\_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S\_LOAD. If S\_LOAD is held HIGH, data at the S\_DATA input is passed directly to the M divider on each rising edge of S\_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows:

T2	T1	T0	TEST Output	fOUT
0	0	0	Shift Register Out	fOUT
0	0	1	High	fOUT
0	1	0	PLL Reference Xtal ÷ 16	fOUT
0	1	1	VCO ÷ M (non 50% Duty M divider)	fOUT
1	0	0	fOUT LVCMOS Output Frequency < 200MHz	fOUT
1	0	1	Low	fOUT
1	1	0	S_CLOCK ÷ M (non 50% Duty Cycle M divider)	S_CLOCK ÷ N divider
1	1	1	fOUT ÷ 4	fOUT




FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS



TABLE 1. PIN DESCRIPTIONS

Name	Ту	/pe	Description
M0, M1, M2, M3, M4, M5, M6, M7, M8	Input	Pullup	M divider inputs. Data latched on LOW-to-HIGH transistion of nP_LOAD input. LVCMOS / LVTTL interface levels.
N0, N1	Input	Pullup	Determines N output divider value as defined in Table 3C Function Table. LVCMOS / LVTTL interface levels.
V <sub>EE</sub>	Power		Negative supply pins.
TEST	Output		Test output which is used in the serial mode of operation. LVCMOS / LVTTL interface levels.
V <sub>cc</sub>	Power		Core supply pins.
nFOUT, FOUT	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.
S_CLOCK	Input	Pulldown	Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
S_LOAD	Input	Pulldown	Controls transition of data from shift register into the M divider.  LVCMOS / LVTTL interface levels.
$V_{CCA}$	Power		Analog supply pin.
nc	Unused		No connect.
XTAL1, XTAL2	Input		Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
nP_LOAD	Input	Pullup	Parallel load input. Determines when data present at M8:M0 is loaded into the M divider, and when data present at N1:N0 sets the N output divider value. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE

			Inputs			Conditions
nP_LOAD	M	N	S_LOAD	S_CLOCK	S_DATA	Conditions
Х	Х	Х	Х	Х	Х	Reset. M and N bits are all set HIGH.
L	Data	Data	×	Х	Х	Data on M and N inputs passed directly to M divider and N output divider. TEST mode 000.
<b>↑</b>	Data	Data	L	х	Х	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
Н	Х	Х	L	<b>↑</b>	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
Н	х	Х	<b>↑</b>	L	Data	Contents of the shift register are passed to the M divider and N output divider.
Н	Х	Х	$\downarrow$	L	Data	M divide and N output divide values are latched.
Н	Χ	Х	Ĺ	Х	Х	Parallel or serial input do not affect shift registers.

NOTE: L = LOW

H = HIGH

X = Don't care

 $\uparrow$  = Rising edge transition  $\downarrow$  = Falling edge transition

TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE

VCO Frequency	M Divides	256	128	64	32	16	8	4	2	1
(MHz)	M Divider	M8	М7	М6	M5	М4	М3	M2	M1	MO
200	200	0	1	1	0	0	1	0	0	0
201	201	0	1	1	0	0	1	0	0	1
202	202	0	1	1	0	0	1	0	1	0
203	203	0	1	1	0	0	1	0	1	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
509	509	1	1	1	1	1	1	1	0	1
510	510	1	1	1	1	1	1	1	1	0
511	511	1	1	1	1	1	1	1	1	1

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16MHz.

TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

Inp	outs	N Divider Value	Output Frequency (MHz)		
N1	N0	N Divider value	Minimum	Maximum	
0	0	1	200	700	
0	1	2	100	350	
1	0	4	50	175	
1	1	8	25	87.5	



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_I$  -0.5V to  $V_{CC}$  + 0.5 V

Outputs,  $V_{\rm o}$  -0.5V to  $V_{\rm cc}$  + 0.5V

Package Thermal Impedance, θ<sub>IA</sub> 46.2°C/W (0 lfpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. DC Power Supply Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				110	mA
I <sub>CCA</sub>	Analog Supply Current				15	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{\rm CC} = V_{\rm CCA} = 3.3 V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	S_LOAD, nP_LOAD, S_DATA, S_CLOCK, M0:M8, N0:N1		2		V <sub>cc</sub> + 0.3	٧
V <sub>IL</sub>	Input Low Voltage	S_LOAD, nP_LOAD, S_DATA, S_CLOCK, M0:M8, N0:N1		-0.3		0.8	V
	Input Lligh Current	M0-M8, N0, N1, nP_LOAD	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
I'IH	Input High Current	S_LOAD, S_DATA, S_CLOCK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
	Input Law Current	M0-M8, N0, N1, nP_LOAD	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
I <sub>IL</sub>	Input Low Current	S_LOAD, S_DATA, S_CLOCK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1			2.6			V
V <sub>OL</sub>	Output Low Voltage; N	IOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cc}/2$ . See figure "3.3V Output Load Test Circuit" in the

Table 4C. LVPECL DC Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	٧
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
$V_{SWING}$	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  ${\rm V_{cc}}$  - 2V.

<sup>&</sup>quot;Parameter Measurement Information" section.



TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		10		25	MHz
Equivalent Series Resistance (ESR)				70	Ω
Shunt Capacitance				7	pF

Table 6. Input Frequency Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	XTAL; NOTE 1		10		17	MHz	
f <sub>IN</sub>	f <sub>IN</sub> Input Frequency	XTAL; NOTE 1, 2		17		25	MHz
	S_CLOCK				50	MHz	

NOTE 1: For the crystal frequency range the M value must be set to achieve the minimum or maximum VCO frequency range of 200MHz or 700MHz. Using the minimum frequency of 10MHz valid values of M are  $320 \le M \le 511$ . Using the maximum frequency of 25MHz valid values of M are  $128 \le M \le 448$ .

NOTE 2: For crystal frequencies greater than 17MHz, a series tuning capacitor is required for proper operation. For more information, please refer to the Application Information, "Crystal Input and Oscillator Interface".

Table 7. AC Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F <sub>OUT</sub>	Output Frequency				700	MHz
	Period Jitter, RMS; NOTE 1, 2	fOUT ≥ 65MHz			5.5	ps
tjit(per)	Feriod Siller, Nivio, NOTE 1, 2	fOUT < 65MHz			12	ps
tiit(oo)	Cycle to Cycle littor; NOTE 1 2	$fOUT \geq 50MHz$			35	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1, 2	fOUT < 50MHz			50	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		800	ps
t <sub>s</sub>	Setup Time		5			ns
t <sub>H</sub>	Hold Time		5			ns
t_	PLL Lock Time				10	ms
odc	Output Duty Cycle		45	50	55	%

See Parameter Measurement Information section.


Characterized using a 16MHz XTAL.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: See Applications section.




# PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT


#### CYCLE-TO-CYCLE JITTER






#### PERIOD JITTER

# OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





#### **OUTPUT RISE/FALL TIME**



# APPLICATION INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 84329-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC}$  and  $V_{\rm CCA}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm CCA}$  pin.




FIGURE 2. POWER SUPPLY FILTERING

# TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION






FIGURE 3B. LVPECL OUTPUT TERMINATION







# CRYSTAL INPUT AND OSCILLATOR INTERFACE

The 84329-01 features an internal oscillator that uses an external quartz crystal as the source of its reference frequency. The oscillator is a series resonant, multi-vibrator type design. This design provides better stability and eliminates the need for large on chip capacitors. Though a series resonant crystal is preferred, a parallel resonant crystal can be used. A parallel resonant mode crystal used in a series resonant circuit will exhibit a frequency of oscillation a few hundred ppm lower than specified. A few hundred ppm translates to KHz inaccuracy. In general computing applications, this level of inaccuracy is irrelevant. If better ppm accuracy is required, an external capacitor can be added to a quartz crystal in series to XTAL1. Figure 5A shows how to interface with a crystal.

Figures 5A and 5B show various crystal parameters which are recommended only as guidelines. *Figure 5A* shows how to inter-face a capacitor with a parallel resonant crystal. *Figure 5B* shows the capacitor value needed for the optimum ppm performance over various series resonant crystal frequencies. For IA64/32 platforms which required a Raltron Parallel Resonant Quartz crystal part #AS-16.66-18-SMD-T-M1, a 7pF series capacitor can be used to better the ppm accuracy.






FIGURE 5A. CRYSTAL INTERFACE

NOTE: For crystal frequencies higher than 17MHz, a series tuning capacitor is required for proper operation.








# LAYOUT GUIDELINE

The schematic of the 84329-01 layout example used in this layout guideline is shown in *Figure 6A*. The ICS84329-01 recommended PCB board layout for this example is shown in *Figure 6B*. This layout example is used as a general guideline.

The layout in the actual system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.





The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

#### POWER AND GROUNDING

Place the decoupling capacitors C1, C2 and C3, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the  $V_{\rm CCA}$  pin as possible.


#### **CLOCK TRACES AND TERMINATION**

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential  $50\Omega$  output traces should have the same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.

#### CRYSTAL

The crystal X1 should be located as close as possible to the pins 24 (XTAL1) and 25 (XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.





# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 84329-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 84329-01 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 110mA = 381.2mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power Max (3.465V, with all outputs switching) = 381.2mW + 30mW = 411.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 39.7°C/W per Table 8A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.411\text{W} * 39.7^{\circ}\text{C/W} = 86.3^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

# Table 8A. Thermal Resistance $\theta_{JA}$ for 28-pin SOIC, Forced Convection

# θ<sub>JA</sub> by Velocity (Linear Feet per Minute) 0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 76.2°C/W 60.8°C/W 53.2°C/W Multi-Layer PCB, JEDEC Standard Test Boards 46.2°C/W 39.7°C/W 36.8°C/W NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

# Table 8B. Thermal Resistance $\theta_{\text{JA}}$ for 28-pin PLCC, Forced Convection


θ <sub>JA</sub> by Velocity (Linear Feet per Minute)				
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 37.8°C/W	<b>200</b> 31.1°C/W	<b>500</b> 28.3°C/W	



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in the Figure 7.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}^{-2}V$ .

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$$

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} & \text{Pd\_H} = [(\text{V}_{\text{OH\_MAX}} - (\text{V}_{\text{CC\_MAX}} - 2\text{V}))/\text{R}_{\text{L}}] * (\text{V}_{\text{CC\_MAX}} - \text{V}_{\text{OH\_MAX}}) = [(2\text{V} - (\text{V}_{\text{CC\_MAX}} - \text{V}_{\text{OH\_MAX}}))/\text{R}_{\text{L}}] * (\text{V}_{\text{CC\_MAX}} - \text{V}_{\text{OH\_MAX}}) = [(2\text{V} - 0.9\text{V})/50\Omega] * 0.9\text{V} = 19.8\text{mW} \\ & \text{Pd\_L} = [(\text{V}_{\text{OL\_MAX}} - (\text{V}_{\text{CC\_MAX}} - 2\text{V}))/\text{R}_{\text{L}}] * (\text{V}_{\text{CC\_MAX}} - \text{V}_{\text{OL\_MAX}}) = [(2\text{V} - (\text{V}_{\text{CC\_MAX}} - \text{V}_{\text{OL\_MAX}}))/\text{R}_{\text{L}}] * (\text{V}_{\text{CC\_MAX}} - \text{V}_{\text{OL\_MAX}}) = [(2\text{V} - 1.7\text{V})/50\Omega] * 1.7\text{V} = 10.2\text{mW} \end{split}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# RELIABILITY INFORMATION

# Table 9A. $\theta_{JA} vs.$ Air Flow SOIC Table

# $\theta_{AA}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 76.2°C/W
 60.8°C/W
 53.2°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 46.2°C/W
 39.7°C/W
 36.8°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

# Table 9B. $\theta_{JA}$ vs. Air Flow PLCC Table

# $\theta_{AA}$ by Velocity (Linear Feet per Minute)

0200500Multi-Layer PCB, JEDEC Standard Test Boards37.8°C/W31.1°C/W28.3°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for 84329-01 is: 4408



# PACKAGE OUTLINE - M SUFFIX FOR 28 LEAD SOIC






TABLE 10A. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIBOL	MINIMUM	MAXIMUM	
N	28		
Α		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	17.70	18.40	
E	7.40	7.60	
е	1.27 BASIC		
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-013, MO-119



# PACKAGE OUTLINE - V SUFFIX FOR 28 LEAD PLCC




TABLE 10B. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	MINIMUM	MAXIMUM	
N	28		
Α	4.19	4.57	
A1	2.29	3.05	
A2	1.57	2.11	
b	0.33	0.53	
С	0.19	0.32	
D	12.32	12.57	
D1	11.43	11.58	
D2	4.85	5.56	
E	12.32	12.57	
E1	11.43	11.58	
E2	4.85	5.56	

Reference Document: JEDEC Publication 95, MS-018



TABLE 11. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
84329AM-01LF	ICS84329AM-01LF	Lead-Free, 28 Lead SOIC	Tube	0°C to 70°C
84329AM-01LFT	ICS84329AM-01LF	Lead-Free, 28 Lead SOIC	1000 Tape & Reel	0°C to 70°C
84329AV-01LF	ICS84329A01L	Lead-Free, 28 Lead PLCC	Tube	0°C to 70°C
84329AV-01LFT	ICS84329A01L	Lead-Free, 28 Lead PLCC	500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date	
В	Т6	6	Input Frequency Characteristics Table -  • updated XTAL from 25MHz Max. to 20MHz Max.  • added another XTAL row to include Notes 1 and 2		
		12	Added Crystal Input and Oscillator Interface section.		
_		2	Updated Parallel & Serial Load Operations diagram.		
В	T1	3	Changed V <sub>cc</sub> and crystal descriptions. Updated format.	12/18/02	
		1	Block Diagram, replaced ÷N with dividers.		
С	Т6	6	Changed 20MHz max. limit to 17MHz max. and changed 20MHz min. limit to 17MHz min. Revised Note 2.	4/3/03	
		10	Crystal Input & Oscillator Interface section, added same crystal frequency note.		
		1	Features Section - added lead-free bullet.		
		2	Corrected Figure 1, Parallel & Serial Load Operations Diagram.		
	T2	3	Pin Characteristics - changed CIN from 4pF max. to 4pF typical.		
D	T4C	5	LVPECL DC Characteristics Table -corrected V $_{\rm OH}$ max. from V $_{\rm CC}$ - 1.0V to V $_{\rm CC}$ - 0.9V.	4/10/07	
		13 - 14	Power Considerations - corrected power dissipation to reflect $V_{\rm OH}$ max in Table 4C.	4/10/01	
	T11	18	Ordering Information Table - added lead-free part number for ICS84329AM-01, and added lead-free part number and marking for ICS84329AV-01. Added lead-free note.		
	T11	18	Ordering Information Table - removed ICS prefix from Part/Order Number		
D		20	column. Added lead-free marking for 28 lead SOIC package. Added Contact Page. Updated datasheet's header/footer with IDT from ICS.	ontact Page.	
D		1	Corrected typo: put space between 'the crystal'	8/21/12	
D	T11	1 18	Updated replacement part number Ordering Information Table - removed leaded devices	4/9/14	



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.