

RENESAS FemtoClock® Crystal/LVCMOS-to-3.3V LVPECL Frequency Synthesizer

DATASHEET


GENERAL DESCRIPTION

The 843004I-04 is a 4 output LVPECL Synthesizer optimized to generate clock frequencies for a variety of high performance applications. This device can select its input reference clock from either a crystal input or a single-ended clock signal. It can be configured to generate 4 outputs with individually selectable divide-by-one or divide-by-four function via the 4 frequency select pins (F_SEL[3:0]). The 843004I-04 uses IDT's 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter. This ensures that it will easily meet clocking requirements for SDH (STM-1/STM-4/STM-16) and SONET (OC-3/OC12/OC-48). This device is suitable for multi-rate and multiple port line card applications. The 843004I-04 is conveniently packaged in a small 24-pin TSSOP package.


FEATURES

- · Four LVPECL outputs
- · Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following applications: SONET/SDH, SATA, or 10Gb Ethernet
- Output frequency range: 140MHz 170MHz, 560MHz - 680MHz
- VCO range: 560MHz 680MHz
- Crystal oscillator and CLK range: 17.5MHz 21.25MHz
- RMS phase jitter @ 622.08MHz output, using a 19.44MHz crystal (12kHz - 20MHz): 0.82ps (typical)
- RMS phase jitter @ 156.25MHz output, using a 19.53125MHz crystal (1.875MHz - 20MHz): 0.57ps (typical)
- RMS phase jitter @ 155.52MHz output, using a 19.44MHz crystal (12kHz - 20MHz): 0.94ps (typical)
- · Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- · Available in lead-free RoHS compliant package

BLOCK DIAGRAM



PIN ASSIGNMENT



8430041-04 24-Lead TSSOP

4.40mm x 7.8mm x 0.92mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1, 2	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
3, 22	V_{cco}	Power		Output supply pins.
4, 5	Q0, nQ0	Ouput		Differential output pair. LVPECL interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7, 10, 12, 18	F_SEL3, F_SEL0, F_SEL1, F_SEL2	Input	Pullup	Frequency select pins. LVCMOS/LVTTL interface levels. See Table 3.
8	nc	Unused		No connect.
9	V_{CCA}	Power		Analog supply pin.
11	V _{cc}	Power		Core supply pin.
13, 14	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
15, 19	V_{EE}	Power		Negative supply pins.
16	CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
17	INPUT_SEL	Input	Pulldown	Selects between crystal or CLK inputs as the the PLL Reference source. Selects XTAL inputs when LOW. Selects CLK when HIGH. LVCMOS/LVTTL interface levels.
20, 21	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
23, 24	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.

NOTE: refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ

TABLE 3. OUTPUT CONFIGURATION AND FREQUENCY RANGE FUNCTION TABLE

Inj	outs	VCO Divider Value Output Frequency (MHz)		Application		
F_SELx	XTAL (MHz)	(MHz)	Divider value	Q0/nQ0:Q3/nQ3		
0	19.44	622.08	÷1	622.08	CONET/CDU	
1	19.44	622.08	÷4	155.52	SONET/SDH	
0	18.75	600	÷1	600	CATA	
1	18.75	600	÷4	150	SATA	
0	19.53125	625	÷1	625	10 Cigabit Etharnat	
1	19.53125	625	÷4	156.25	10 Gigabit Ethernet	
0	20.141601	644.5312	÷1	644.5312	10 Gigabit Ethernet	
1	20.141601	644.5312	÷4	161.13	66B/64B FEC	



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

-0.5V to $V_{CC} + 0.5V$ Inputs, V

 $\begin{array}{c} \text{Outputs, I}_{\text{O}} \\ \text{Continuous Current} \end{array}$ 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 70°C/W (0 mps) Storage Temperature, $T_{\rm STG}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				120	mA
I _{CCA}	Analog Supply Current				10	mA
I _{cco}	Output Supply Current				120	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	CLK, MR, INPUT_SEL	$V_{CC} = V_{IN} = 3.465$			150	μΑ
"		F_SEL0:F_SEL3	$V_{CC} = V_{IN} = 3.465$			5	μΑ
I _{IL}	Input Low Current	CLK, MR, INPUT_SEL	V _{CC} = 3.465V, V _{IN} = 0V	-5			μΑ
		F_SEL0:F_SEL3	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ

Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 to $V_{\rm cco}$ - 2V.



TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	undamenta	I	
Frequency		17.5		21.25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguency	Output Divider = ÷1	560		680	MHz
OUT	Output Frequency	Output Divider = ÷4	140		170	MHz
tsk(o)	Output Skew; NOTE 1, 2, 3				75	ps
		155.52MHz, Integration Range: 12kHz - 20MHz		0.94		ps
tjit(Ø)	RMS Phase Jitter (Random); NOTE 4	156.25MHz, Integration Range: 1.875MHz - 20MHz		0.57		ps
		622.08MHz, Integration Range: 12kHz - 20MHz		82		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	175		675	ps
	Output Duty Cycle	Output Divider = ÷4	48		52	%
odc	Output Duty Cycle	Output Divider = ÷1	40		60	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.


Measured at $V_{\rm cco}/2$. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Output skew measurements taken with all outputs in the same divide configuration.

NOTE 4: Please refer to the Phase Noise Plot.




PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


OUTPUT SKEW





RMS PHASE JITTER

OUTPUT RISE/FALL TIME



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843004I-04 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $\rm V_{\rm CC}, \, \rm V_{\rm CCA}, \,$ and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each V_{CCA} .





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

parallel resonant crystals. The capacitor values shown in *Figure*

The 843004I-04 has been characterized with 18pF 2 below were determined using a 19.44MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.





LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques

should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION



SCHEMATIC EXAMPLE

Figure 5 shows a schematic example for 843004I-04. In this example, the input is a 19.44MHz parallel resonant crystal with load capacitor CL=18pF. The 22pF frequency fine tuning capacitors are used C1 and C2. This example also shows general logic control input handling. For decoupling capacitors,

it is recommended to have one decouple capacitor per power pin. Each decoupling capacitor should be located as close as possible to the power pin. The low pass filter R2, C3 and C4 should also be located as close to the V_{CCA} pin as possible.




FIGURE 5. ICS844004I-04 SCHEMATIC EXAMPLE



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 843004I-04. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843004I-04 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for $V_{\rm CC}$ = 3.3V + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 120mA = 415.8mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30mW = 120mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 415.8 + 120mW = 535.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + TA

Tj = Junction Temperature

θJA = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming an air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.536\text{W} * 65^{\circ}\text{C/W} = 119.8^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 24-Lead TSSOP, Forced Convection


θJA by Velocity (Meters per Second)						
	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W			



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in the Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CC MAX} - V_{OH MAX}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$

$$(V_{CC MAX} - V_{OL MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$\begin{split} &Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW} \\ &Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW} \end{split}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



RELIABILITY INFORMATION

Table 8. $\theta_{JA} \text{vs. Air Flow Table for 24 Lead TSSOP}$

θ JA by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 70°C/W 65°C/W 62°C/W

TRANSISTOR COUNT

The transistor count for 843004I-04 is: 2273



PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

CVMPOL	Millin	neters	
SYMBOL	Minimum	Maximum	
N	24		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	7.70	7.90	
Е	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 E	BASIC	
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



Table 10. Ordering Information

Ī	Part/Order Number	Marking	Package	Shipping Packaging	Temperature
	843004AGI-04LF	ICS43004AI04L	24 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ĺ	843004AGI-04LFT	ICS43004AI04L	24 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET							
Rev	Rev Table Page Description of Change							
А	T10	14 16	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/26/10				
Α	T10	14	Updated data sheet format. Ordering Information - Removed leaded devices.	5/17/15				



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.