RENESAS

500MHZ, LOW JITTER LVCMOS/CRYSTAL-TO-LVHSTL FREQUENCY SYNTHESIZER

ICS8427-02

GENERAL DESCRIPTION

ICS
HiPerClockS™

The ICS8427-02 is a general purpose, six LVHSTL output high frequency synthesizer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS8427-02 can support a very wide output frequency range of 15.625MHz to 500MHz. The device powers up at a default output frequency of 200MHz with a 16.6667MHz crystal interface, and the frequency can then be changed using the serial programming interface to change the M feedback divider and N output divider. Frequency steps as small as 125kHz can be achieved using a 16.6667MHz crystal and the output divider set for ÷16. The low jitter and frequency range of the ICS8427-02 make it an ideal clock generator for most clock tree applications.

FEATURES

- Six differential LVHSTL outputs

- Selectable crystal input interface or TEST_CLK input

- TEST_CLK accepts the following input types: LVCMOS, LVTTL

- Output frequency range: 15.625MHz to 500MHz

- VCO range: 250MHz to 500MHz

- Serial interface for programming feedback and output dividers

- Supports SSC, -0.5% downspread. Can be enabled through use of the serial programming interface.

- Output skew: 100ps (maximum)

- Cycle-to-cycle jitter: 50ps (maximum)

- 2.5V core/1.8V output supply voltage

- 0°C to 70°C ambient operating temperature

- Industrial temperature information available upon request

- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

BLOCK DIAGRAM

PIN ASSIGNMENT

32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View

32-Lead VFQFN
5mm x 5mm x 0.75mm package body
K Package
Top View

FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 16.6667MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6 NOTE 1.

The ICS8427-02 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A parallel-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16.6667MHz crystal, this provides a 1.0417MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 500MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The ICS8427-02 powers up by default to 200MHz output frequency, using a 16.6667MHz crystal (M = 192, N = 2). The output frequency can be changed after power-up by using the serial interface to program the M feedback divider and the N output divider.

The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

$$fVCO = \frac{fxtal}{16} \times 2M$$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 16.6667MHz reference are defined as $120 \leq M \leq 240$. The frequency out is defined as follows: $f_{out} = \dfrac{fVCO}{N} = \dfrac{fxtal}{16} \times \dfrac{2M}{N}$

Serial operation occurs when S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider and N output divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider and N outputdivider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T1 and T0. The internal registers T0 and T1 determine the state of the TEST output as follows:

| T1	T0		TEST Output
0	0		LOW
0	1	(Power-up Default)	S_Data, Shift Register Input
1	0		Output of M divider
1	1		CMOS Fout

FIGURE 1. SERIAL LOAD OPERATIONS

NOTE: Default Output Frequency, using a 16.6667MHz crystal
on power-up = 200MHz (M = 192, N = 2) SSC off

M AND N DIVIDERS, SSC AND TEST MODE CONTROL BITS

Test Mode
Control Register

SSC Control
Register

N Divider

M Divider

| T1 | T0 | N2 | N1 | N0 | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 | SSC |

S_DATA →

| T1 | T0 | N2 | N1 | N0 | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 | SSC |

Data transfer from shift register to M and N dividers and SSC and Test Control Bits on a low-to-high transition of S_LOAD.

Shift Register

TEST Output
T1:T0 = 01

TABLE 1. SSC FUNCTION TABLE

SSC	SSC State
0	Off (power-up default)
1	0.5% down-spread

ICS8427-02 SHIFT REGISTER OPERATION – READ BACK CAPABILITY

1. Device powers up by default in Test Mode 01.
   The Test Output in this case is wired to the shift register.

2. Shift in serial data stream and latch into M, N, T1, T0 and SSC Control Bits.
   Shift in T1:T0=00, so that the TEST Output will be turned off after the bits are shifted in and latched.

TEST Output | T1 | T0 | N2 | N1 | N0 | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 | SSC |

S_CLOCK

S_DATA | T1 | T0 | N2 | N1 | N0 | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 | SSC |

S_LOAD

t_S t_H

t_S

Time →

Data transferred to M, N dividers, TEST and SSC Control Bits.
Changes to M, N, SSC and TEST mode bits take affect at this time.

Data latched into M, N Dividers, TEST and SSC control bits.

TABLE 2. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 4, 13, 30	V$_{DDO}$	Power		Output supply pins.
2, 3	FOUT2, nFOUT2	Output		Differential output pair. HSTL interface levels.
5, 6	FOUT3, nFOUT3	Output		Differential output pair. HSTL interface levels.
7	OE	Input	Pullup	Active High output enable. When HIGH, the outputs are enabled. When LOW, FOUTx = Low, nFOUTx = High. LVCMOS/LVTTL interface levels.
8, 16	GND	Power		Power supply ground.
9	TEST	Output		Test output which is ACTIVE in the serial mode of operation. LVCMOS/LVTTL interface levels.
10, 26	V$_{DD}$	Power		Core supply pins.
11, 12	FOUT4, nFOUT4	Output		Differential output pair. HSTL interface levels.
14, 15	FOUT5, nFOUT5	Output		Differential output pair. HSTL interface levels.
17	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
18	S_CLOCK	Input	Pullup	Input clock to load serial S_DATA into the shift register. LVCMOS/LVTTL interface levels.
19	S_DATA	Input	Pullup	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.
20	S_LOAD	Input	Pulldown	Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.
21	V$_{DDA}$	Power		Analog supply pin.
22	XTAL_SEL	Input	Pullup	Selects between XTAL input or test input as the PLL reference source. Selects XTAL input when HIGH. Selects TEST_CLK when LOW. LVCMOS/LVTTL interface levels.
23	TEST_CLK	Input	Pulldown	Test clock input. LVCMOS/LVTTL interface levels.
24, 25	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
27	VCO_SEL	Input	Pullup	Determines whether synthesizer is in PLL or bypass mode. LVCMOS/LVTTL interface levels.
28, 29	FOUT0, nFOUT0	Output		Differential output pair. HSTL interface levels.
31, 32	FOUT1, nFOUT1	Output		Differential output pair. HSTL interface levels.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 3. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C$_{IN}$	Input Capacitance			4		pF
R$_{PULLUP}$	Input Pullup Resistor			51		kΩ
R$_{PULLDOWN}$	Input Pulldown Resistor			51		kΩ

TABLE 4A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs	
OE	XTAL_SEL	Selected Source	FOUT0:FOUT5	nFOUT0:nFOUT5
0	0	TEST_CLK	Disabled; LOW	Disabled; HIGH
0	1	XTAL_IN, XTAL_OUT	Disabled; LOW	Disabled; HIGH
1	0	TEST_CLK	Enabled	Enabled
1	1	XTAL_IN, XTAL_OUT	Enabled	Enabled

After OE switches, the clock outputs are disabled or enabled following a rising and falling VCO edge as shown in *Figure 2.*


FIGURE 2. OE TIMING DIAGRAM

TABLE 4B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE[NOTE 1]

| VCO Frequency (MHz) | M Divide | 256 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
		M8	M7	M6	M5	M4	M3	M2	M1	M0
250	120	0	0	1	1	1	1	0	0	0
252.08	121	0	0	1	1	1	1	0	0	1
254.17	122	0	0	1	1	1	1	0	1	0
•	•	•	•	•	•	•	•	•	•	•
400	192	0	1	1	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•	•
497.92	239	0	1	1	1	0	1	1	1	1
500	240	0	1	1	1	1	0	0	0	0

NOTE 1: These M divide values and the resulting frequencies correspond to an input frequency of 16.6667MHz.

TABLE 4C. SERIAL MODE FUNCTION TABLE

| Inputs | | | | Conditions |
MR	S_LOAD	S_CLOCK	S_DATA	
H	X	X	X	Reset. Forces outputs differential LOW. FOUTx = Low, nFOUTx = High.
L	L	X	X	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
L	L	↑	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
L	↑	L	Data	Contents of the shift register are passed to the M divider and N output divider.
L	↓	L	Data	M divider and N output divider values are latched.
L	L	X	X	Serial input do not affect shift registers.
L	H	↑	Data	S_DATA passed directly to M divider as it is clocked.

NOTE: L = LOW
       H = HIGH
       X = Don't care
       ↑ = Rising edge transition
       ↓ = Falling edge transition

TABLE 4D. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

| Input | | | N Divider Value | Output Frequency (MHz) | |
N2	N1	N0		Minimum	Maximum
0	0	0	2	125	250
0	0	1	4	62.5	125
0	1	0	8	31.25	62.5
0	1	1	16	15.625	31.25
1	0	0	1	250	500
1	0	1	2	125	250
1	1	0	4	62.5	125
1	1	1	8	31.25	62.5

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5V to V_{DD} + 0.5V

Outputs, I_O
Continuous Current   50mA
Surge Current   100mA

Package Thermal Impedance, θ_{JA}
for 32 Lead LQFP   47.9°C/W (0 lfpm)
for 32 Lead VFQFN   34.8°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 5A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0°C$ TO $70°C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply		2.375	2.5	2.625	V
V_{DDA}	Analog Voltage		2.375	2.5	2.625	V
V_{DDO}	Output Voltage		1.6	1.8	2.0	V
I_{DD}	Power Supply Current				175	mA
I_{DDA}	Analog Supply Current				15	mA
I_{DD0}	Output Supply Current	No Load		0		mA

TABLE 5B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0°C$ TO $70°C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage			1.7		V_{DD} + 0.3	V
V_{IL}	Input Low Voltage			-0.3		0.7	V
I_{IH}	Input High Current	MR, S_LOAD, TEST_CLK	$V_{DD} = V_{IN} = 2.625V$			150	µA
		XTAL_SEL, VCO_SEL, S_CLOCK, S_DATA, OE	$V_{DD} = V_{IN} = 2.625V$			5	µA
I_{IL}	Input Low Current	MR, S_LOAD, TEST_CLK	$V_{DD} = 2.625V$, $V_{IN} = 0V$	-5			µA
		XTAL_SEL, VCO_SEL, S_CLOCK, S_DATA, OE	$V_{DD} = 2.625V$, $V_{IN} = 0V$	-150			µA
V_{OH}	Output High Voltage	TEST; NOTE 1		1.5			V
V_{OL}	Output Low Voltage	TEST; NOTE 1				0.4	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$.

TABLE 5C. LVHSTL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, TA = 0°C TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		0.9		1.3	V
V_{OL}	Output Low Voltage; NOTE 1		0		0.4	V
V_{OX}	Output Crossover Voltage; NOTE 2		40		60	%
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.1	V

NOTE 1: Outputs terminated with 50Ω to GND. See 2.5V *Output Load Test Circuit figure* in the
Parameter Measurement Information section.
NOTE 2: Defined with respect to output voltage swing at a given condition.

TABLE 6. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

TABLE 7. INPUT CHARACTERISTICS, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, TA = 0°C TO 70°C

Symbol	Parameter	Test Conditions		Minimum	Typical	Maximum	Units
f_{IN}	Input Frequency	TEST_CLK	VCO select = 1	12		40	MHz
			VCO select = 0 (bypass mode)			400	MHz
		XTAL; NOTE 1		12		40	MHz
		S_CLOCK				50	MHz
t_{r_INPUT}	Input Rise Time	TEST_CLK				5	ns

NOTE 1: For the crystal frequency range the M value must be set to achieve the minimum or maximum VCO frequency
range of 250MHz or 500MHz. Using the minimum frequency of 12MHz valid values of M are $167 \leq M \leq 256$. Using the
maximum frequency of 40MHz valid values of M are $50 \leq M \leq 100$.

TABLE 8. AC CHARACTERISTICS, V_{DD} = V_{DDA} = 2.5V±5%, V_{DDO} = 1.8V±0.2V, T_A = 0°C TO 70°C

Symbol	Parameter	Test Conditions		Minimum	Typical	Maximum	Units
F_{MAX}	Output Frequency					500	MHz
$t$jit(cc)	Cycle-to-Cycle Jitter; NOTE 1, 3	F_{OUT} = 200MHz			30	50	ps
		F_{OUT} = 267MHz			30	50	ps
		F_{OUT} = 333MHz			30	50	ps
		F_{OUT} = 400MHz			30	50	ps
$t$jitt(T50)	T50 Cycle Jitter	F_{OUT} = 200MHz				200	ps
		F_{OUT} = 267MHz				200	ps
		F_{OUT} = 333MHz				200	ps
		F_{OUT} = 400MHz				200	ps
$t$jit(per)	Period Jitter, RMS; NOTE 1				2.5	5	ps
$t$sk(o)	Output Skew; NOTE 2, 3				65	100	ps
F_M	SSC Modulation Frequency; NOTE 4, 5	F_{OUT} = 200MHz		30		33.33	kHz
		F_{OUT} = 267MHz		30		33.33	kHz
		F_{OUT} = 333MHz		30		33.33	kHz
		F_{OUT} = 400MHz		30		33.33	kHz
F_{MF}	SSC Modulation Factor; NOTE 4, 5	F_{OUT} = 200MHz			0.3	0.6	%
		F_{OUT} = 267MHz			0.4	0.6	%
		F_{OUT} = 333MHz			0.3	0.6	%
		F_{OUT} = 400MHz			0.3	0.6	%
SSC_{red}	Spectral Reduction; NOTE 4, 5	F_{OUT} = 200MHz		-7	-10		dB
		F_{OUT} = 267MHz		-7	-12		dB
		F_{OUT} = 333MHz		-7	-11		dB
		F_{OUT} = 400MHz		-7	-12		dB
Ref_{spur}	Reference Spur	F_{OUT} = 200MHz			-40		dB
		F_{OUT} = 267MHz			-40		dB
		F_{OUT} = 333MHz			-45		dB
		F_{OUT} = 400MHz			-50		dB
t_R / t_F	Output Rise/Fall Time	20% to 80%		333		667	ps
t_S	Setup Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
t_H	Hold Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
odc	Output Duty Cycle	N = 1		40		60	%
		N = 2		45		55	%
t_{LOCK}	PLL Lock Time					1	ms

See Parameter Measurement Information section.
NOTE 1: Jitter performance using XTAL inputs.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Spread Spectrum clocking enabled.
NOTE 5: Using a 16.6667MHz quartz crystal.

PARAMETER MEASUREMENT INFORMATION

2.5V±5%

1.8V±0.2V

2.5V±5%

10Ω

V_{DD}

V_{DDO}

V_{DDA}

LVHSTL

GND

0V

Z = 50Ω

Qx

Z = 50Ω

nQx

SCOPE

50Ω

50Ω

2.5V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT

nFOUTx

FOUTx

nFOUTy

FOUTy

$t$sk(o)

OUTPUT SKEW

nFOUT0:5

FOUT0:5

$t$cycle n $t$cycle n+1

$t$jit(cc) = $t$cycle n −$t$cycle n+1
1000 Cycles

CYCLE-TO-CYCLE JITTER

nFOUT0:5

FOUT0:5

Period n   Period n + 50   Period n + 50 + 50

$t$jit (50) = Period n − Period n +50
Minimum 16,667 consecutive cycles
334 measurements

T50 CYCLE-TO-CYCLE JITTER

dBm

Reference Spur

Frequency

SPUR REDUCTION

V_{OH}

V_{REF}

V_{OL}

1σ contains 68.26% of all measurements
2σ contains 95.4% of all measurements
3σ contains 99.73% of all measurements
4σ contains 99.99366% of all measurements
6σ contains (100-1.973x10^{-7})% of all measurements

Reference Point
(Trigger Edge)

Histogram
Mean Period
(First edge after trigger)

PERIOD JITTER

nFOUT0:5

V_{OX}

V_{OH}
60%
50%
40%
V_{OL}

OUTPUT CROSSOVER VOLTAGE

nFOUT0:5

FOUT0:5

t_{PW}

t_{PERIOD}

$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

80%   80%

V_{SWING}

Clock
Outputs   20%   20%

t_R t_F

OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8427-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD}, V_{DDA}, and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 3* illustrates how a 10Ω resistor along with a 10µF and a .01µF bypass capacitor should be connected to each V_{DDA} pin.

FIGURE 3. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:
For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from XTAL_IN to ground.

TEST_CLK INPUT:
For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from the TEST_CLK to ground.

LVCMOS CONTROL PINS:
All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

OUTPUTS:

LVHSTL OUTPUT
All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The ICS8427-02 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 4* below were determined using a 16.66MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.


Figure 4. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 5.* The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω. This can also be accomplished by removing R1 and making R2 50Ω.


FIGURE 5. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through solder as shown in *Figure 6.* For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.


FIGURE 6. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

SPREAD SPECTRUM

Spread-spectrum clocking is a frequency modulation technique for EMI reduction. When spread-spectrum is enabled, a 32.55kHz triangle waveform is used with 0.5% down-spread (+0.0% / -0.5%) from the nominal 200MHz clock frequency. An example of a triangle frequency modulation profile is shown in *Figure 5A* below. The ramp profile can be expressed as:

- Fnom = Nominal Clock Frequency in Spread OFF mode (200MHz with 16.6667MHz IN)
- Fm = Nominal Modulation Frequency
  = $\dfrac{\text{Reference Frequency}}{16 \times 32}$
- δ = Modulation Factor (0.5% down spread)

$(1 - \delta)\, fnom + 2\, fm \times \delta \times fnom \times t$ when $0 < t < \dfrac{1}{2\, fm}$,

$(1 - \delta)\, fnom - 2\, fm \times \delta \times fnom \times t$ when $\dfrac{1}{2\, fm} < t < \dfrac{1}{fm}$

The ICS8427-02 triangle modulation frequency deviation will not exceed 0.6% down-spread from the nominal clock frequency (+0.0% / -0.5%). An example of the amount of down spread relative to the nominal clock frequency can be seen in the frequency domain, as shown in *Figure 7B.* The ratio of this width to the fundamental frequency is typically 0.4%, and will not exceed 0.6%. The resulting spectral reduction will be greater than 7dB, as shown in Figure 7B. It is important to note the ICS8427-02 7dB minimum spectral reduction is the component-specific EMI reduction, and will not necessarily be the same as the system EMI reduction.


FIGURE 7A. TRIANGLE FREQUENCY MODULATION

FIGURE 7B. 200MHz CLOCK OUTPUT IN FREQUENCY DOMAIN
(A) SPREAD-SPECTRUM OFF
(B) SPREAD-SPECTRUM ON

LAYOUT GUIDELINE

Figure 8 shows an application schematic example of the ICS8427-02. In this example, a 16.6667MHz, 18pF parallel resonant crystal is used. The C1=22pF and C2=22pF are approximate values for frequency accuracy. The C1 and C2 may be slightly adjusted for optimizing frequency accuracy.


FIGURE 8. SCHEMATIC OF RECOMMENDED LAYOUT

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8427-02.
Equations and example calculations are also provided.

1. Power Dissipation.
The total power dissipation for the ICS8427-02 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V_{DD} = 2.5V + 5% = 2.625V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)$_{MAX}$ = V_{DD_MAX} * I_{DD_MAX} = 2.625V * 175mA = **459.4mW**
- Power (outputs)$_{MAX}$ = **32.6mW/Loaded Output pair**
  If all outputs are loaded, the total power is 6 * 32.6mW = **195.6mW**

  Total Power$_{\_MAX}$ (3.465V, with all outputs switching) = 459.37mW + 195.6mW = **655mW**

2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd\_total + T_A$

Tj = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 9A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:
70°C + 0.655W * 42.1°C/W = 97.6°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 9A. THERMAL RESISTANCE θ_{JA} FOR 32-PIN LQFP, FORCED CONVECTION

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TABLE 9B. θ_{JA} VS. AIR FLOW TABLE FOR A 32 LEAD VFQFN

θ_{JA} 0 Air Flow (Linear Feet per Minute)	
	0
Multi-Layer PCB, JEDEC Standard Test Boards	34.8°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in *Figure 9.*

FIGURE 9. LVHSTL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.

$$Pd\_H = (V_{OH\_MIN}/R_L) * (V_{DD\_MAX} - V_{OH\_MIN})$$

$$Pd\_L = (V_{OL\_MAX}/R_L) * (V_{DD\_MAX} - V_{OL\_MAX})$$

Pd_H = (0.9V/50Ω) * (2V - 0.9V) = **19.8mW**
Pd_L = (0.4V/50Ω) * (2V - 0.4V) = **12.8mW**

Total Power Dissipation per output pair = Pd_H + Pd_L = **32.6mW**

RELIABILITY INFORMATION

TABLE 10A. θ_{JA} **VS. AIR FLOW TABLE FOR 32 LEAD LQFP**

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	**200**	**500**
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TABLE 10B. θ_{JA} **VS. AIR FLOW TABLE FOR A 32 LEAD VFQFN**

θ_{JA} 0 Air Flow (Linear Feet per Minute)	
	0
Multi-Layer PCB, JEDEC Standard Test Boards	34.8°C/W

TRANSISTOR COUNT

The transistor count for ICS8427-02 is: 4585

PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP

TABLE 11A. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
SYMBOL	**BBA**		
	MINIMUM	**NOMINAL**	**MAXIMUM**
N		32	
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.45
c	0.09		0.20
D		9.00 BASIC	
D1		7.00 BASIC	
D2		5.60	
E		9.00 BASIC	
E1		7.00 BASIC	
E2		5.60	
e		0.80 BASIC	
L	0.45	0.60	0.75
q	0°		7°
ccc			0.10

Reference Document: JEDEC Publication 95, MS-026

PACKAGE OUTLINE - K SUFFIX FOR A 32 LEAD VFQFN

TABLE 11B. PACKAGE DIMENSIONS

SYMBOL	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
	VHHD-2		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A	0.80	--	1.00
A1	0	--	0.05
A3	0.25 Ref.		
b	0.18	0.25	0.30
N$_D$			8
N$_E$			8
D	5.00 BASIC		
D2	1.25	2.25	3.25
E	5.00 BASIC		
E2	1.25	2.25	3.25
e	0.50 BASIC		
L	0.30	0.40	0.50

Reference Document: JEDEC Publication 95, MO-220

TABLE **12.** O**RDERING** I**NFORMATION**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS8427DY-02	ICS8427DY-02	32 Lead LQFP	tray	0°C to 70°C
ICS8427DY-02T	ICS8427DY-02	32 Lead LQFP	1000 tape & reel	0°C to 70°C
ICS8427DY-02LF	ICS8427DY02L	32 Lead "Lead-Free" LQFP	tray	0°C to 70°C
ICS8427DY-02LFT	ICS8427DY02L	32 Lead "Lead-Free" LQFP	1000 tape & reel	0°C to 70°C
ICS8427DK-02	ICS8427DK-02	32 Lead VFQFN	tray	0°C to 70°C
ICS8427DK-02T	ICS8427DK-02	32 Lead VFQFN	2500 tape & reel	0°C to 70°C
ICS8427DK-02LF	TBD	32 Lead "Lead-Free" VFQFN	tray	0°C to 70°C
ICS8427DK-02LFT	TBD	32 Lead "Lead-Free" VFQFN	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

			REVISION HISTORY SHEET	
Rev	**Table**	**Page**	**Description of Change**	**Date**
A		10	Updated Output Load AC Test Circuit diagram.	2/17/06
	T11	20	Ordering Information Table - added lead-free marking for LQFP package.	
A	T1	3	Added SSC Function Table.	10/13/06
		13	Added *LVCMOS to XTAL Interface.*	
		14	Added *Thermal Release Path.*	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.