RENESAS

WAN PLL IDT82V3288

Version 3 March 14, 2007

6024 Silver Creek Valley Road, San Jose, CA 95138 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 284-2775 Printed in U.S.A. © 2006 Integrated Device Technology, Inc.

© 2019 Renesas Electronics Corporation

DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Table of Contents

FE	ATU	RES	. 9
		HIGHLIGHTS	9
		MAIN FEATURES	9
		OTHER FEATURES	9
AF	PLIC		. 9
DE	SCR		10
		IONAL BLOCK DIAGRAM	
1		ASSIGNMENT	
ו ס			
2		DESCRIPTION	
3	FUN	ICTIONAL DESCRIPTION	
	3.1	RESET	
		MASTER CLOCK & MASTER CLOCK MONITORING	
	3.3	INPUT CLOCKS & FRAME SYNC SIGNALS	
		3.3.1 Input Clocks	
		3.3.2 Frame SYNC Input Signals	
	3.5	INPUT CLOCK QUALITY MONITORING	
		3.5.1 LOS Monitoring	
		3.5.2 Activity Monitoring	
	3.6	3.5.3 Frequency Monitoring T0 / T4 DPLL INPUT CLOCK SELECTION	
	5.0	3.6.1 External Fast Selection (T0 only)	
		3.6.2 Forced Selection	
		3.6.3 Automatic Selection	
	3.7	SELECTED INPUT CLOCK MONITORING	
	•	3.7.1 T0 / T4 DPLL Locking Detection	
		3.7.1.1 Fast Loss	
		3.7.1.2 Coarse Phase Loss	
		3.7.1.3 Fine Phase Loss	
		3.7.1.4 Hard Limit Exceeding	28
		3.7.2 Locking Status	28
		3.7.3 Phase Lock Alarm (T0 only)	29
	3.8	SELECTED INPUT CLOCK SWITCH	. 30
		3.8.1 Input Clock Validity	
		3.8.2 Selected Input Clock Switch	
		3.8.2.1 Revertive Switch	
		3.8.2.2 Non-Revertive Switch (T0 only)	
		3.8.3 Selected / Qualified Input Clocks Indication	
	3.9	SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE	
		3.9.1 T0 Selected Input Clock vs. DPLL Operating Mode	
		3.9.2 T4 Selected Input Clock vs. DPLL Operating Mode	
	3.10	T0 / T4 DPLL OPERATING MODE	
		3.10.1 T0 DPLL Operating Mode	
		3.10.1.1 Free-Run Mode	
		3.10.1.2 Pre-Locked Mode	
		0.10.1.0 LOCKEU IVIOUE	20

				3.10.1.3.1	Temp-Holdover Mode	. 35
			3.10.1.4	Lost-Phase	Mode	. 35
			3.10.1.5	Holdover M	ode	. 35
				3.10.1.5.1	Automatic Instantaneous	. 36
				3.10.1.5.2	Automatic Slow Averaged	. 36
				3.10.1.5.3	Automatic Fast Averaged	. 36
				3.10.1.5.4	Manual	. 36
				3.10.1.5.5	Holdover Frequency Offset Read	. 36
			3.10.1.6		2 Mode	
		3.10.2			Mode	
					lode	
					de	
					ode	
	3 11	T0 / T4			~~~	
	0.11					
					mit	
					ion (T0 only)	
					4 DPLL Outputs	
		3.11.5			4 DPLL Outputs	
	2 4 2	TO / TA				
	3.13				E SYNC SIGNALS	
					t Signals	
					JRATION	
					G TECHNIQUES	
4	TYP					
	4.1				TION	
	4.2	LINE C	ARD APP	LICATION		49
5	MIC	ROPR	OCESSO	OR INTER	FACE	. 50
	5.1	EPRON	MODE			. 51
	-	-	-			-
	-	-		-		-
6						
					TION	
1						
	7.1					
	7.2					
		7.2.1		•	sters	
					ncy & Priority Configuration Registers	
					Monitoring Configuration & Status Registers	
					Clock Selection Registers	
					Aachine Control Registers	
					L Configuration Registers	
					n Registers	
					Control Registers	
			-		nfiguration Registers	
8	THE	RMAL	MANAG	GEMENT		152

	8.1 8 2		TION TEMPERATURE IPLE OF JUNCTION TEMPERATURE CALCULATION	152 152
	83	HEATS	SINK EVALUATION	152
9	FI F			153
•	9.1			153
	9.2	RECO	MMENDED OPERATION CONDITIONS	153
	9.3			
		9.3.1		154
				154
				154
				156
		9.3.2	CMOS Input / Output Port	156
		9.3.3	PECL / LVDS Input / Output Port	157
				157
			9.3.3.2 LVDS Input / Output Port	159
	9.4	JITTE	R & WANDER PERFORMANCE	
	9.5	OUTP	UT WANDER GENERATION	163
	9.6	INPUT	I / OUTPUT CLOCK TIMING	164
	9.7	OUTPI		165
	ORI			170



List of Tables

	Pin Description	
Table 2:	Related Bit / Register in Chapter 3.2	20
	Related Bit / Register in Chapter 3.3	
	Related Bit / Register in Chapter 3.4	
Table 5:	Related Bit / Register in Chapter 3.5	25
Table 6:	Input Clock Selection for T0 Path	
Table 7:	Input Clock Selection for T4 Path	26
	External Fast Selection	
Table 9:	Related Bit / Register in Chapter 3.6	27
Table 10:	Coarse Phase Limit Programming (the selected input clock of 2 kHz, 4 kHz or 8 kHz)	28
Table 11:	Coarse Phase Limit Programming (the selected input clock of other than 2 kHz, 4 kHz and 8 kHz)	28
Table 12:	Related Bit / Register in Chapter 3.7	29
Table 13:	Conditions of Qualified Input Clocks Available for T0 & T4 Selection	30
Table 14:	Related Bit / Register in Chapter 3.8	31
Table 15:	T0 DPLL Operating Mode Control	32
	T4 DPLL Operating Mode Control	
	Related Bit / Register in Chapter 3.9	
Table 18:	Frequency Offset Control in Temp-Holdover Mode	35
Table 19:	Frequency Offset Control in Holdover Mode	36
	Holdover Frequency Offset Read	
	Related Bit / Register in Chapter 3.10	
	Related Bit / Register in Chapter 3.11	
	Related Bit / Register in Chapter 3.12	
	Outputs on OUT1 ~ OUT7 if Derived from T0/T4 DPLL Outputs	
	Outputs on OUT1 ~ OUT7 if Derived from T0/T4 APLL	
	Outputs on OUT8 & OUT9	
	Frame Sync Input Signal Selection	
	Synchronization Control	
Table 29:	Related Bit / Register in Chapter 3.13	44
	Device Master / Slave Control	
	Related Bit / Register in Chapter 3.15	
	Microprocessor Interface	
	Access Timing Characteristics in EPROM Mode	
	Read Timing Characteristics in Multiplexed Mode	
	Write Timing Characteristics in Multiplexed Mode	
	Read Timing Characteristics in Intel Mode	
	Write Timing Characteristics in Intel Mode	
	Read Timing Characteristics in Motorola Mode	
	Write Timing Characteristics in Motorola Mode	
	Read Timing Characteristics in Serial Mode	
	Write Timing Characteristics in Serial Mode	
	JTAG Timing Characteristics	
	Register List and Map	
	Power Consumption and Maximum Junction Temperature	
	Thermal Data	
	Absolute Maximum Rating	
	Recommended Operation Conditions	
	AMI Input / Output Port Electrical Characteristics	
1 4010 40.	Tim input? Output? on Elocation on and on a second of the second se	.00

Table 49: CMOS Input Port Electrical Characteristics	. 156
Table 50: CMOS Input Port with Internal Pull-Up Resistor Electrical Characteristics	. 156
Table 51: CMOS Input Port with Internal Pull-Down Resistor Electrical Characteristics	
Table 52: CMOS Output Port Electrical Characteristics	. 156
Table 53: PECL Input / Output Port Electrical Characteristics	. 158
Table 54: LVDS Input / Output Port Electrical Characteristics Table 55: Output Clock Jitter Generation Table 56: Output Clock Phase Noise	. 159
Table 55: Output Clock Jitter Generation	. 160
Table 56: Output Clock Phase Noise	. 161
Table 57: Input Jitter Tolerance (155.52 MHz)	. 161
Table 58: Input Jitter Tolerance (1.544 MHz)	. 161
Table 59: Input Jitter Tolerance (2.048 MHz)	. 161
Table 60: Input Jitter Tolerance (8 kHz)	
Table 61: T0 DPLL Jitter Transfer & Damping Factor	
Table 62: T4 DPLL Jitter Transfer & Damping Factor	. 162
Table 63: Input/Output Clock Timing 3	. 164
Table 64: Output Clock Timing	. 165

RENESAS



List of Figures

Figure 1.	Functional Block Diagram	11
	Pin Assignment (Top View)	
•	Pre-Divider for An Input Clock	
•	Input Clock Activity Monitoring	
	External Fast Selection	
•	Qualified Input Clocks for Automatic Selection	
Figure 7.	T0 Selected Input Clock vs. DPLL Automatic Operating Mode	33
	T4 Selected Input Clock vs. DPLL Automatic Operating Mode	
	On Target Frame Sync Input Signal Timing	
	. 0.5 UI Early Frame Sync Input Signal Timing	
	. 0.5 UI Late Frame Sync Input Signal Timing	
	. 1 UI Late Frame Sync Input Signal Timing	
Figure 13	. Physical Connection Between Two Devices	45
Figure 14	IDT82V3288 Power Decoupling Scheme	47
Figure 15	Typical Application	48
Figure 16	. EPROM Access Timing Diagram	51
	. Multiplexed Read Timing Diagram	
Figure 18	. Multiplexed Write Timing Diagram	53
Figure 19	Intel Read Timing Diagram	54
Figure 20	. Intel Write Timing Diagram	55
Figure 21	. Motorola Read Timing Diagram	56
Figure 22	. Motorola Write Timing Diagram	57
Figure 23	. Serial Read Timing Diagram (CLKE Asserted Low)	58
Figure 24	. Serial Read Timing Diagram (CLKE Asserted High)	58
Figure 25	. Serial Write Timing Diagram	59
Figure 26	. JTAG Interface Timing Diagram	60
	. 64 kHz + 8 kHz Signal Structure	
Figure 28	. 64 kHz + 8 kHz + 0.4 kHz Signal Structure	154
	. 64 kHz + 8 kHz / 64 kHz + 8 kHz + 0.4 kHz Signal Input Level	
Figure 30	. 64 kHz + 8 kHz / 64 kHz + 8 kHz + 0.4 kHz Signal Output Level	154
Figure 31	. AMI Input / Output Port Line Termination (Recommended)	155
Figure 32	. Recommended PECL Input Port Line Termination	157
Figure 33	. Recommended PECL Output Port Line Termination	157
	. Recommended LVDS Input Port Line Termination	
	. Recommended LVDS Output Port Line Termination	
•	. Output Wander Generation	
Figure 37	. Input / Output Clock Timing	164

RENESAS



WAN PLL

IDT82V3288

FEATURES

HIGHLIGHTS

- The first single PLL chip:
 - Features 0.5 mHz to 560 Hz bandwidth
 - Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements
 - Provides node clocks for Cellular and WLL base-station (GSM and 3G networks)
 - Provides clocks for DSL access concentrators (DSLAM), especially for Japan TCM-ISDN network timing based ADSL equipments

MAIN FEATURES

- Provides an integrated single-chip solution for Synchronous Equipment Timing Source, including Stratum 2, 3E, 3, SMC, 4E and 4 clocks
- Employs DPLL and APLL to feature excellent jitter performance and minimize the number of the external components
- Integrates T0 DPLL and T4 DPLL; T4 DPLL locks independently or locks to T0 DPLL
- Supports Forced or Automatic operating mode switch controlled by an internal state machine; the primary operating modes are Free-Run, Locked and Holdover
- Supports programmable DPLL bandwidth (0.5 mHz to 560 Hz in 19 steps) and damping factor (1.2 to 20 in 5 steps)
- Supports 1.1X10⁻⁵ ppm absolute holdover accuracy and 4.4X10⁻⁸ ppm instantaneous holdover accuracy
- Supports PBO to minimize phase transients on T0 DPLL output to be no more than 0.61 ns
- Supports phase absorption when phase-time changes on T0 selected input clock are greater than a programmable limit over an interval of less than 0.1 seconds
- Supports programmable input-to-output phase offset adjustment
- Limits the phase and frequency offset of the outputs
- Supports manual and automatic selected input clock switch
- Supports automatic hitless selected input clock switch on clock failure

- Supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing
- Provides three 2 kHz, 4 kHz or 8 kHz frame sync input signals, and a 2 kHz and an 8 kHz frame sync output signals
- Provides 14 input clocks whose frequency cover from 2 kHz to 622.08 MHz
- Provides 11 output clocks whose frequency cover from 1 Hz to 622.08 MHz
- Provides output clocks for BITS, GPS, 3G, GSM, etc.
- Supports AMI, PECL/LVDS and CMOS input/output technologies
- Supports master clock calibration and master clock failure detection
- Supports Master/Slave application (two chips used together) to enable system protection against single chip failure
- Supports Line Card application
- Meets Telcordia GR-1244-CORE, GR-253-CORE, GR-1377-CORE, ITU-T G.812, ITU-T G.813 and ITU-T G.783 criteria

OTHER FEATURES

- Multiple microprocessor interface modes: EPROM, Multiplexed, Intel, Motorola and Serial
- IEEE 1149.1 JTAG Boundary Scan
- Single 3.3 V operation with 5 V tolerant CMOS I/Os
- 208-pin CABGA package, Green package options available

APPLICATIONS

- BITS / SSU
- SMC / SEC (SONET / SDH)
- · DWDM cross-connect and transmission equipments
- Central Office Timing Source and Distribution
- Core and access IP switches / routers
- Gigabit and Terabit IP switches / routers
- · IP and ATM core switches and access equipments
- Cellular and WLL base-station node clocks
- · Broadband and multi-service access equipments
- Any other telecom equipments that need synchronous equipment system timing

DESCRIPTION

The IDT82V3288 is an integrated, single-chip solution for the Synchronous Equipment Timing Source for Stratum 2, 3E, 3, SMC, 4E and 4 clocks in SONET / SDH equipments, DWDM and Wireless base station, such as GSM, 3G, DSL concentrator, Router and Access Network applications.

The device supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing.

Based on ITU-T G.783 and Telcordia GR-253-CORE, the device consists of T0 and T4 paths. The T0 path is a high quality and highly configurable path to provide system clock for node timing synchronization within a SONET / SDH network. The T4 path is simpler and less configurable for equipment synchronization. The T4 path locks independently from the T0 path or locks to the T0 path.

An input clock is automatically or manually selected for T0 and T4 each for DPLL locking. Both the T0 and T4 paths support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode, the DPLL refers to the master clock. In Locked mode, the DPLL locks to the selected input clock. In Holdover mode, the DPLL resorts to the fre-

quency data acquired in Locked mode. Whatever the operating mode is, the DPLL gives a stable performance without being affected by operating conditions or silicon process variations.

If the DPLL outputs are processed by T0/T4 APLL, the outputs of the device will be in a better jitter/wander performance.

The device provides programmable DPLL bandwidths: 0.5 mHz to 560 Hz in 19 steps and damping factors: 1.2 to 20 in 5 steps. Different settings cover all SONET / SDH clock synchronization requirements.

A high stable input is required for the master clock in different applications. The master clock is used as a reference clock for all the internal circuits in the device. It can be calibrated within \pm 741 ppm.

All the read/write registers are accessed through a microprocessor interface. The device supports five microprocessor interface modes: EPROM, Multiplexed, Intel, Motorola and Serial.

In general, the device supports two applications: Master/Slave application and Line Card application. In Master/Slave application, two devices should be used together to enable system protection against single chip failure. See Chapter 4 Typical Application for details.

FUNCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

1 PIN ASSIGNMENT

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	_
Α	OSCI_M ON	VDDD8	OUT9	VDDD8	OUT4	VDDA3	OUT2	VDDD7	OUT1	VDDD6	AD1	AD3	AD6	RST	WR	A1/ CLKE	A
В	GND	SONET/ SDH	GND	OUT5	GND	OUT3	GND	VDDD7	GND	AD0/ SDO	AD4	AD7	ALE/ SCLK	<u>cs</u>	A2	A4	в
С	TRST	GND	MS/SL	IC7	IC6	IC5	GND	GND	AD2	AD5	RDY	RD	A0/SDI	A3	A5	A6	с
D	GND	VDDA1	T4_LPF	VDDA1	GND	GND	VDDA3	VDDA3	GND	VDDD7	GND	VDDD6	VDDD6	MPU_M ODE2	MPU_M ODE1	MPU_M ODE0	D
E	T4_IC	VDDA1	тск	GND									GND	T0_LOC K	T4_LOC K	IN14	E
F	TMS	VDDD1	INT_RE Q	VDDD1									GND	VDDD6	IN13	VDDD5	F
G	OSCI	GND	VDDD1	GND			GND	GND	GND	GND			GND	IN12	GND	IN11	G
н	GND	VDDD3	VDDD3	GND			GND	GND	GND	GND			GND	GND	EX_SYN C3	VDDD5	н
J	VDDD2	GND	T0_LPF	GND			GND	GND	GND	GND			VDDD5	IN10	GND	IN9	J
к	FF_SRC SW	VDDD2	GND	VDDA2			GND	GND	GND	GND			VDDD5	GND	EX_SYN C2	VDDD5	к
L	TDO	TDI	T0_IC	VDDA2									GND	IN8	GND	IN7	L
М	OUT_15 5_POS	VDD_15 5	GND	GND									VDDD4	GND	IN4	VDDD4	м
N	OUT_15 5_NEG	VDD_15 5	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDDD4	IN3	GND	EX_SYN C1	N
Ρ	GND	GND	VDD_AM I	IC1	GND	GND	GND	GND	GND	GND	IC2	IC3	IC4	VDDD4	IN6_POS	IN6_NE G	Р
R	IN1	IN2	GND	MFRSYN C_2K	GND	VDD_62 2	VDD_62 2	GND	VDD_DI FF1	VDD_DI FF1	GND	VDD_DI FF2	VDD_DI FF2	NC	GND	BOS_M ODE0	R
т	OUT8_N EG	OUT8_P OS	VDD_AM I	FRSYNC _8K	GND	OUT_62 2_POS	OUT_62 2_NEG	GND	OUT6_P OS	OUT6_N EG	GND	OUT7_P OS	OUT7_N EG	GND	IN5_POS	IN5_NE G	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 2. Pin Assignment (Top View)

2 **PIN DESCRIPTION**

Table 1: Pin Description

Name	Pin No.	I/O	Туре	Description ¹
				Global Control Signal
BOS_MODE0	R16	I	CMOS	BOS_MODE0: Function Application Control The device supports two applications, as controlled by this pin: High: Master / Slave application; Low: Line Card application. Refer to Chapter 4 Typical Application for details.
OSCI	G1	I	CMOS	OSCI: Crystal Oscillator Master Clock A nominal 12.8000 MHz clock provided by a crystal oscillator is input on this pin. It is the master clock for the device.
OSCI_MON	A1	l pull-down	CMOS	OSCI_MON: Crystal Oscillator Master Clock Monitoring A 12.8 MHz clock is input on this pin to monitor the master clock. Refer to Chapter 3.2 Master Clock & Master Clock Monitoring for details.
T0_LPF	J3	0	CMOS	T0_LPF: T0 APLL External RC (Resistor-Capacitor) Filter Connection This pin connects an external RC filter to GND.
T4_LPF	D3	0	CMOS	T4_LPF: T4 APLL External RC (Resistor-Capacitor) Filter Connection This pin connects an external RC filter to GND.
T0_LOCK	E14	0	CMOS	T0_LOCK: T0 DPLL Phase Locking Status Indication This pin indicates the T0 DPLL phase locking status. When the T0 DPLL is phase locked to the T0 selected input clock, this pin is high; otherwise, it is low. This pin corresponds to the status indication in the T0_DPLL_LOCK bit (b3, 52H) ² .
T4_LOCK	E15	0	CMOS	T4_LOCK: T4 DPLL Phase Locking Status Indication This pin indicates the T4 DPLL phase locking status. When the T4 DPLL is phase locked to the T4 selected input clock, this pin is high; otherwise, it is low. This pin corresponds to the status indication by the T4_DPLL_LOCK bit (b6, 52H).
FF_SRCSW	K1	l pull-down	CMOS	 FF_SRCSW: External Fast Selection Enable During reset, this pin determines the default value of the EXT_SW bit (b4, 0BH)². The EXT_SW bit determines whether the External Fast Selection is enabled. High: The default value of the EXT_SW bit (b4, 0BH) is '1' (External Fast selection is enabled); Low: The default value of the EXT_SW bit (b4, 0BH) is '0' (External Fast selection is disabled). After reset, this pin selects an input clock pair for the T0 DPLL if the External Fast selection is enabled: High: Pair IN3 / IN5 is selected. Low: Pair IN4 / IN6 is selected. After reset, the input on this pin takes no effect if the External Fast selection is disabled.
MS/SL	C3	l pull-up	CMOS	MS/SL: Master / Slave Selection This pin, together with the MS_SL_CTRL bit (b0, 13H), controls whether the device is config- ured as the Master or as the Slave. Refer to Chapter 3.14 Master / Slave Configuration for details. The signal level on this pin is reflected by the MASTER_SLAVE bit (b1, 09H).
SONET/SDH	B2	l pull-down	CMOS	SONET/SDH: SONET / SDH Frequency Selection During reset, this pin determines the default value of the IN_SONET_SDH bit (b2, 09H): High: The default value of the IN_SONET_SDH bit is '1' (SONET); Low: The default value of the IN_SONET_SDH bit is '0' (SDH). After reset, the value on this pin takes no effect.

Name	Pin No.	I/O	Туре	Description ¹
RST	A14	l pull-up	CMOS	RST: Reset A low pulse of at least 50 μ s on this pin resets the device. After this pin is high, the device will still be held in reset state for 500 ms (typical).
			Frame	Synchronization Input Signal
EX_SYNC1	N16	l pull-down	CMOS	EX_SYNC1: External Sync Input 1 A 2 kHz, 4 kHz or 8 kHz signal is input on this pin.
EX_SYNC2	K15	l pull-down	CMOS	EX_SYNC2: External Sync Input 2 A 2 kHz, 4 kHz or 8 kHz signal is input on this pin.
EX_SYNC3	H15	l pull-down	CMOS	EX_SYNC3: External Sync Input 3 A 2 kHz, 4 kHz or 8 kHz signal is input on this pin.
·				Input Clock
IN1	R1	I	AMI	IN1: Input Clock 1 A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is input on this pin.
IN2	R2	I	AMI	IN2: Input Clock 2 A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is input on this pin.
IN3	N14	l pull-down	CMOS	IN3: Input Clock 3 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN4	M15	l pull-down	CMOS	IN4: Input Clock 4 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN5_POS	T15		PECL/LVDS	IN5_POS / IN5_NEG: Positive / Negative Input Clock 5 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz or 622.08 MHz
IN5_NEG	T16		. LOL/LVDO	clock is differentially input on this pair of pins. Whether the clock signal is PECL or LVDS is automatically detected.
				IN6_POS / IN6_NEG: Positive / Negative Input Clock 6
IN6_POS	P15	I	PECL/LVDS	A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz or 622.08 MHz
IN6_NEG	P16			clock is differentially input on this pair of pins. Whether the clock signal is PECL or LVDS is automatically detected.
IN7	L16	l pull-down	CMOS	IN7: Input Clock 7 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN8	L14	l pull-down	CMOS	IN8: Input Clock 8 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN9	J16	l pull-down	CMOS	IN9: Input Clock 9 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN10	J14	l pull-down	CMOS	IN10: Input Clock 10 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN11	G16	l pull-down	CMOS	IN11: Input Clock 11 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin. In Slave operation, the frequency of the T0 selected input clock IN11 is recommended to be 6.48 MHz.

Name	Pin No.	I/O	Туре	Description ¹
IN12	G14	l pull-down	CMOS	IN12: Input Clock 12 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN13	IN13 F15 I CMOS A		CMOS	IN13: Input Clock 13 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
IN14	E16	l pull-down	CMOS	IN14: Input Clock 14 A 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is input on this pin.
		•	Output F	rame Synchronization Signal
FRSYNC_8K	T4	0	CMOS	FRSYNC_8K: 8 kHz Frame Sync Output An 8 kHz signal is output on this pin.
MFRSYNC_2K	R4	0	CMOS	MFRSYNC_2K: 2 kHz Multiframe Sync Output A 2 kHz signal is output on this pin.
–				Output Clock
OUT1	A9	0	CMOS	OUT1: Output Clock 1 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is output on this pin.
OUT2	A7	0	CMOS	OUT2: Output Clock 2 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is output on this pin.
OUT3	B6	0	CMOS	OUT3: Output Clock 3 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is output on this pin.
OUT4	A5	0	CMOS	OUT4: Output Clock 4 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is output on this pin.
OUT5	Β4	0	CMOS	OUT5: Output Clock 5 A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz or 155.52 MHz clock is output on this pin.
	T 0			OUT6_POS / OUT6_NEG: Positive / Negative Output Clock 6
OUT6_POS	Т9	0	PECL/LVDS	A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz,
OUT6_NEG	T10			77.76 MHz, 155.52 MHz, 311.04 MHz or 622.08 MHz clock is differentially output on this pair of pins.
				OUT7_POS / OUT7_NEG: Positive / Negative Output Clock 7
OUT7_POS	T12	0	PECL/LVDS	A 1 Hz, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 ⁴ , N x T1 ⁵ , N x 13.0 MHz ⁶ , N x 3.84 MHz ⁷ , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz,
OUT7_NEG	T13			77.76 MHz, 155.52 MHz, 311.04 MHz or 622.08 MHz clock is differentially output on this pair of pins.
OUT8_POS	T2			OUT8_POS / OUT8_NEG: Positive / Negative Output Clock 8
OUT8_NEG	T1	0	AMI	A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is differentially output on this pair of pins.
OUT9	A3	0	CMOS	OUT9: Output Clock 9 A 1.544 MHz (SONET) / 2.048 MHz (SDH) BITS/SSU clock is output on this pin.

Name	Pin No.	I/O	Туре	Description ¹
OUT_155_POS	M1	0	PECL	OUT_155_POS / OUT_155_NEG: Positive / Negative 155.52 MHz Output Clock A 155.52 MHz clock is differentially output on this pair of pins.
OUT_155_NEG	N1			
OUT_622_POS	Т6	0	PECL	OUT_622_POS / OUT_622_NEG: Positive / Negative 622.08 MHz Output Clock A 622.08 MHz clock is differentially output on this pair of pins.
OUT_622_NEG	Τ7	Ũ	1 202	
			Γ	Nicroprocessor Interface
CS	B14	l pull-up	CMOS	CS: Chip Selection A transition from high to low must occur on this pin for each read or write operation and this pin should remain low until the operation is over.
INT_REQ	F3	0	CMOS	INT_REQ: Interrupt Request This pin is used as an interrupt request. The output characteristics are determined by the HZ_EN bit (b1, 0CH) and the INT_POL bit (b0, 0CH).
MPU_MODE0 MPU_MODE1 MPU_MODE2	D16 D15 D14	l pull-down	CMOS	MPU_MODE[2:0]: Microprocessor Interface Mode Selection The device supports five microprocessor interface modes: EPROM, Multiplexed, Intel, Motorola and Serial. During reset, these pins determine the default value of the MPU_SEL_CNFG[2:0] bits (b2~0, 7FH) as follows: 001 (EPROM mode); 010 (Multiplexed mode); 011 (Intel mode); 100 (Motorola mode); 101 (Serial mode); 110 - 111 (Reserved). After reset, these pins are general purpose inputs. The microprocessor interface mode is selected by the MPU_SEL_CNFG[2:0] bits (b2~0, 7FH). The value of these pins is always reflected by the MPU_PIN_STS[2:0] bits (b2~0, 02H).
A0 / SDI A1 / CLKE A2 A3 A4 A5	C13 A16 B15 C14 B16 C15 C16	l pull-down	CMOS	A[6:0]: Address Bus In ERPOM, Intel and Motorola modes, these pins are the address bus of the microprocessor interface. SDI: Serial Data Input In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK. CLKE: SCLK Active Edge Selection In Serial mode, this pin selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.
A6	C16			In Multiplexed mode, A0/SDI, A1/CLKE and A[6:2] pins should be connected to ground. In Serial mode, A[6:2] pins should be connected to ground.

Name	Pin No.	I/O	Туре	Description ¹
AD0 / SDO	B10			AD[7:0]: Address / Data Bus In EPROM, Intel and Motorola modes, these pins are the bi-directional data bus of the micro-
AD1	A11			processor interface. In Multiplexed mode, these pins are the bi-directional address/data bus of the microproces-
AD2	C9			sor interface.
AD3	A12	I/O	CMOS	SDO: Serial Data Output In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked
AD4	B11	pull-down	CIWOS	out of the device on the active edge of SCLK.
AD5	C10			In Serial mode, AD[7:1] pins should be connected to ground.
AD6	A13			
AD7	B12			
WR	A15	l pull-up	CMOS	WR: Write Operation In Multiplexed and Intel modes, this pin is asserted low to initiate a write operation. In Motorola mode, this pin is asserted low to initiate a write operation or s asserted high to ini- tiate a read operation. In EPROM and Serial modes, this pin should be connected to ground.
RD	C12	l pull-up	CMOS	RD: Read Operation In Multiplexed and Intel modes, this pin is asserted low to initiate a read operation. In EPROM, Motorola and Serial modes, this pin should be connected to ground.
ALE / SCLK	B13	l pull-down	CMOS	 ALE: Address Latch Enable In Multiplexed mode, the address on AD[7:0] pins is sampled into the device on the falling edge of ALE. SCLK: Shift Clock In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE. In EPROM, Intel and Motorola modes, this pin should be connected to ground.
RDY	C11	0	CMOS	RDY: Ready/Data Acknowledge In Multiplexed and Intel modes, a high level on this pin indicates that a read/write cycle is completed. A low level on this pin indicates that wait state must be inserted. In Motorola mode, a low level on this pin indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation. In EPROM and Serial modes, this pin should be connected to ground.
				JTAG (per IEEE 1149.1)
TRST	C1	l pull-down	CMOS	TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.
TMS	F1	l pull-up	CMOS	TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK.
тск	E3	l pull-down	CMOS	TCK: JTAG Test Clock The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK. If TCK is idle at a low level, all stored-state devices contained in the test logic will indefinitely retain their state.

Name	Pin No.	I/O	Туре	Description ¹
TDI	L2	l pull-up	CMOS	TDI: JTAG Test Data Input The test data is input on this pin. It is clocked into the device on the rising edge of TCK.
TDO	L1	0	CMOS	TDO: JTAG Test Data Output The test data is output on this pin. It is clocked out of the device on the falling edge of TCK. TDO pin outputs a high impedance signal except during the process of data scanning. This pin can indicate the interrupt of T0 selected input clock fail, as determined by the LOS_FLAG_ON_TDO bit (b6, 0BH). Refer to Chapter 3.8.1 Input Clock Validity for details.
				Power & Ground
VDDD1	F2, F4, G3			VDDDn: 3.3 V Digital Power Supply
VDDD2	J1, K2			Each VDDDn (group) should be paralleled with ground through a 0.1 μ F capacitor.
VDDD3	H2, H3			
VDDD4	M13, M16, N13,P14	Power	_	
VDDD5	F16, H16, J13, K13, K16	I Owel	-	
VDDD6	A10, D12, D13, F14			
VDDD7	A8, B8, D10			
VDDD8	A2, A4			
VDDA1	D2, D4, E2			VDDAn: 3.3 V Analog Power Supply
VDDA2	K4, L4	Power	-	Each VDDAn group should be paralleled with ground through a 0.1 μ F capacitor.
VDDA3	A6, D7, D8			
VDD_AMI	P3, T3	Power	-	VDD_AMI: 3.3 V Power Supply for AMI I/O
VDD_DIFF1	R9, R10	Power	-	VDD_DIFF1: 3.3 V Power Supply for OUT6
VDD_DIFF2	R12, R13	Power	-	VDD_DIFF2: 3.3 V Power Supply for OUT7
VDD_155	M2, N2	Power	-	VDD_155: 3.3 V Power Supply for OUT155
VDD_622	R6, R7	Power	-	VDD_622: 3.3 V Power Supply for OUT622
GND	B1, B3, B5, B7, B9, C2, C7, C8, D1, D5, D6, D9, D11, E4, E13, F13, G2, G4, G7, G8, G9, G10, G13, G15, H1, H4, H7, H8, H9, H10, H13, H14, J2, J4, J7, J8, J9, J10, J15, K3, K7, K8, K9, K10, K14, L13, L15, M3, M4, M14, N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N15, P1, P2, P5, P6, P7, P8, P9, P10, R3, R5, R8, R11, R15, T5, T8, T11, T14	Ground	-	GND: Ground

Name	Pin No.	I/O	Туре	Description ¹	
	Others				
IC1	P4			IC: Internal Connected Internal Use. These pins should be left open for normal operation.	
IC2	P11				
IC3	P12				
IC4	P13	-	-		
IC5	C6				
IC6	C5				
IC7	C4				
T0_IC	L3	-	-	IC: Internal Connected Internal use. This pin should be connected to ground for normal operation.	
T4_IC	E1				
NC	R14	-	-	NC: Not Connected	
Note: 1. All the unused input pins should be connected to ground; the output of all the unused output pins are don't-care. 2. The contents in the brackets indicate the position of the register bit/bits. 3. N x 8 kHz: $1 \le N \le 19440$. 4. N x E1: N = 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64. 5. N x T1: N = 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96. 6. N x 13.0 MHz: N = 1, 2, 4. 7. N x 3.84 MHz: N = 1, 2, 4, 8, 16, 10, 20, 40.					

3 FUNCTIONAL DESCRIPTION

3.1 RESET

The reset operation resets all registers and state machines to their default value or status.

After power on, the device must be reset for normal operation.

For a complete reset, the \overline{RST} pin must be asserted low for at least 50 µs. After the \overline{RST} pin is pulled high, the device will still be in reset state for 500 ms (typical). If the \overline{RST} pin is held low continuously, the device remains in reset state.

3.2 MASTER CLOCK & MASTER CLOCK MONI-TORING

A nominal 12.8000 MHz clock, provided by a crystal oscillator, is input on the OSCI pin. This clock is provided for the device as a master clock. The master clock is used as a reference clock for all the internal circuits. A better active edge of the master clock is selected by the OSC_EDGE bit to improve jitter and wander performance.

In fact, an offset from the nominal frequency may input on the OSCI pin. This offset can be compensated by setting the NOMINAL_FREQ_VALUE[23:0] bits. The calibration range is within \pm 741 ppm.

If a 12.8 MHz clock provided by another crystal oscillator is input on the OSCI_MON pin, the master clock on the OSCI pin will be monitored by the clock on the OSCI_MON pin after the two clocks are stable for 1 second. If the master clock on the OSCI pin does not toggle for 5 continuous 12.8 MHz cycles, it will be considered a failed clock. In this case, if the OSCI_SW bit is '0', the clock on the OSCI_MON pin replaces the one on the OSCI pin to be the master clock, and all the outputs of the device are low; if the OSCI_SW bit is '1', the device operates abnormally.

When the clock on the OSCI pin fails, the OSCI_ALARM ¹ bit will be set. If the OSCI_ALARM ² bit is '1', an interrupt will be generated.

The master clock on the OSCI pin will not be monitored if no clock is input on the OSCI_MON pin.

The performance of the master clock should meet GR-1244-CORE, GR-253-CORE, ITU-T G.812 and G.813 criteria.

Table 2: Related Bit / Register in Chapter 3.2

Bit	Register	Address (Hex)
NOMINAL_FREQ_VALUE[23:0]	NOMINAL_FREQ[23:16]_CNFG, NOMINAL_FREQ[15:8]_CNFG, NOMINAL_FREQ[7:0]_CNFG	06, 05, 04
OSC_EDGE	DIFFERENTIAL_IN_OUT_OSCI_CNFG	0A
OSCI_SW		
OSCI_ALARM ¹	INTERRUPTS3_STS	0F
OSCI_ALARM ²	INTERRUPTS3_ENABLE_CNFG	12

3.3 INPUT CLOCKS & FRAME SYNC SIGNALS

Altogether 14 clocks and 3 frame sync signals are input to the device.

3.3.1 INPUT CLOCKS

The device provides 14 input clock ports.

According to the input port technology, the input ports support the following technologies:

- AMI
- PECL/LVDS
- CMOS

According to the input clock source, the following clock sources are supported:

- T1: Recovered clock from STM-N or OC-n
- T2: PDH network synchronization timing
- · T3: External synchronization reference timing

IN1 and IN2 support the AMI input signal only and the clock source is from T3. The input clock is a 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock. The 400HZ_SEL bit should be set to match the input frequency. Any input violation that does not meet the standard composite clock structure will induce an AMI violation. The AMI violation is indicated by the AMI1_VIOL ¹ / AMI2_VIOL ¹ bit. If the AMI1_VIOL ² / AMI2_VIOL ² bit is '1', the occurrence of an AMI violation will trigger an interrupt.

IN3, IN4 and IN7 \sim IN14 support CMOS input signal only and the clock sources can be from T1, T2 or T3.

IN5 and IN6 support PECL/LVDS input signal only and automatically detect whether the signal is PECL or LVDS. The clock sources can be from T1, T2 or T3.

For SDH and SONET networks, the default frequency is different. SONET / SDH frequency selection is controlled by the IN_SONET_SDH bit. During reset, the default value of the IN_SONET_SDH bit is determined by the SONET/SDH pin: high for SONET and low for SDH. After reset, the input signal on the SONET/SDH pin takes no effect.

3.3.2 FRAME SYNC INPUT SIGNALS

Three 2 kHz, 4 kHz or 8 kHz frame sync signals are input on the EX_SYNC1 to EX_SYNC3 pins respectively. They are CMOS inputs. The input frequency should match the setting in the SYNC_FREQ[1:0] bits.

Only one of the three frame sync input signals is used for frame sync output signal synchronization. Refer to Chapter 3.13.2 Frame SYNC Output Signals for details.

Table 3: Related Bit / Register in Chapter 3.3

Bit	Register	Address (Hex)	
400HZ SEL	IN1_CNFG	14	
400112_3EL	IN2_CNFG	15	
AMI1_VIOL ¹	INTERRUPT3 STS	0F	
AMI2_VIOL ¹		01	
AMI1_VIOL ²	INTERRUPTS3 ENABLE CNFG	12	
AMI2_VIOL ²		12	
IN_SONET_SDH	INPUT_MODE_CNFG	09	
SYNC_FREQ[1:0]		09	

3.4 INPUT CLOCK PRE-DIVIDER

Each input clock is assigned an internal Pre-Divider. The Pre-Divider is used to divide the clock frequency down to the DPLL required frequency, which is no more than 38.88 MHz.

For IN1 and IN2, the DPLL required frequency is fixed to 8 kHz (i.e., the corresponding IN_FREQ[3:0] bits are '0000'). The 8 kHz clock is extracted from the composite clock and the Pre-Divider is bypassed automatically.

For IN3 \sim IN14, the DPLL required frequency is set by the corresponding IN_FREQ[3:0] bits.

If the input clock is of 2 kHz, 4 kHz or 8 kHz, the Pre-Divider is bypassed automatically and the corresponding IN_FREQ[3:0] bits should be set to match the input frequency; the input clock can be inverted, as determined by the IN_2K_4K_8K_INV bit.

Each Pre-Divider consists of a HF (High Frequency) Divider (only available for IN5 and IN6), a DivN Divider and a Lock 8k Divider, as shown in Figure 3.

The HF Divider, which is only available for IN5 and IN6, should be used when the input clock is higher than (>) 155.52 MHz. The input clock can be divided by 4, 5 or can bypass the HF Divider, as determined by the IN5_DIV[1:0]/IN6_DIV[1:0] bits correspondingly.

Either the DivN Divider or the Lock 8k Divider can be used or both can be bypassed, as determined by the DIRECT_DIV bit and the LOCK 8K bit.

When the DivN Divider is used for INn ($3 \le n \le 14$), the division factor setting should observe the following order:

- 1. Select an input clock by the PRE_DIV_CH_VALUE[3:0] bits;
- Write the lower eight bits of the division factor to the PRE_DIVN_VALUE[7:0] bits;
- 3. Write the higher eight bits of the division factor to the PRE_DIVN_VALUE[14:8] bits.

Once the division factor is set for the input clock selected by the PRE_DIV_CH_VALUE[3:0] bits, it is valid until a different division factor is set for the same input clock. The division factor is calculated as follows:

Division Factor = (the frequency of the clock input to the DivN Divider ÷ the frequency of the DPLL required clock set by the IN_FREQ[3:0] bits) - 1

The DivN Divider can only divide the input clock whose frequency is lower than (<) 155.52 MHz.

When the Lock 8k Divider is used, the input clock is divided down to 8 kHz automatically.

The Pre-Divider configuration and the division factor setting depend on the input clock on one of the IN3 \sim IN14 pins and the DPLL required clock. Here is an example:

The input clock on the IN6 pin is 622.08 MHz; the DPLL required clock is 6.48 MHz by programming the IN_FREQ[3:0] bits of register IN6 to '0010'. Do the following step by step to divide the input clock:

- 1. Use the HF Divider to divide the clock down to 155.52 MHz: 622.08 ÷ 155.52 = 4, so set the IN6_DIV[1:0] bits to '01';
- 2. Use the DivN Divider to divide the clock down to 6.48 MHz: Set the PRE_DIV_CH_VALUE[3:0] bits to '0110'; Set the DIRECT_DIV bit in Register IN6_CNFG to '1' and the LOCK_8K bit in Register IN6_CNFG to '0';

 $155.52 \div 6.48 = 24$; 24 - 1 = 23, so set the PRE_DIVN_VALUE[14:0] bits to '10111'.



Figure 3. Pre-Divider for An Input Clock

Table 4: Related Bit / Register in Chapter 3.4

Bit	Register	Address (Hex)
IN5_DIV[1:0]	IN5_IN6_HF_DIV_CNFG	18
IN6_DIV[1:0]		
IN_FREQ[3:0]	IN1_CNFG ~ IN14_CNFG	14 ~ 17, 19 ~ 22
IN_2K_4K_8K_INV	FR_MFR_SYNC_CNFG	74
DIRECT_DIV	IN3_CNFG ~ IN14_CNFG	16, 17, 19 ~ 22
LOCK_8K		
PRE_DIV_CH_VALUE[3:0]	PRE_DIV_CH_CNFG	23
PRE_DIVN_VALUE[14:0]	PRE_DIVN[14:8]_CNFG, PRE_DIVN[7:0]_CNFG	25, 24



3.5 INPUT CLOCK QUALITY MONITORING

The qualities of all the input clocks are always monitored in the following aspects:

- LOS (loss of signal) (only for IN1 and IN2)
- Activity
- Frequency

LOS monitoring is only conducted on IN1 and IN2. Activity and frequency monitoring are conducted on all the input clocks.

The qualified clocks are available for T0/T4 DPLL selection. The T0 and T4 selected input clocks have to be monitored further. Refer to Chapter 3.7 Selected Input Clock Monitoring for details.

3.5.1 LOS MONITORING

IN1 and IN2 support the AMI input signal. LOS monitoring is conducted on IN1 and IN2. A LOS event occurs when the amplitude of the input clock falls below +0.6 Vp-p for 1 ms; the LOS event is cleared when the amplitude rises higher than +1 Vp-p.

LOS status is indicated by the AMI1_LOS 1 / AMI2_LOS 1 bit. If the AMI1_LOS 2 / AMI2_LOS 2 bit is '1', the occurrence of LOS will trigger an interrupt.

The input clock in LOS status is disqualified for clock selection for T0/ T4 DPLL.

3.5.2 ACTIVITY MONITORING

Activity is monitored by using an internal leaky bucket accumulator, as shown in Figure 4.

Each input clock is assigned an internal leaky bucket accumulator. The input clock is monitored for each period of 128 ms and the internal leaky bucket accumulator increases by 1 when an event is detected; it decreases by 1 if no event is detected within the period set by the decay rate. The event is that an input clock drifts outside (>) \pm 500 ppm with respect to the master clock within a 128 ms period.

There are four configurations (0 - 3) for a leaky bucket accumulator. The leaky bucket configuration for an input clock is selected by the corresponding BUCKET_SEL[1:0] bits. Each leaky bucket configuration consists of four elements: upper threshold, lower threshold, bucket size and decay rate.

The bucket size is the capability of the accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected. The upper threshold is a point above which a no-activity alarm is raised. The lower threshold is a point below which the no-activity alarm is cleared. The decay rate is a certain period during which the accumulator decreases by 1 if no event is detected.

The leaky bucket configuration is programmed by one of four groups of register bits: the BUCKET_SIZE_n_DATA[7:0] bits, the UPPER_THRESHOLD_n_DATA[7:0] bits, the LOWER_THRESHOLD_n_DATA[7:0] bits and the DECAY_RATE_n_DATA[1:0] bits respectively; 'n' is $0 \sim 3$.

The no-activity alarm status of the input clock is indicated by the INn_NO_ACTIVITY_ALARM bit ($14 \ge n \ge 1$).

The input clock with a no-activity alarm is disqualified for clock selection for T0/T4 DPLL.



Figure 4. Input Clock Activity Monitoring

3.5.3 FREQUENCY MONITORING

Frequency is monitored by comparing the input clock with a reference clock. The reference clock can be derived from the master clock or the output of T0 DPLL, as determined by the FREQ_MON_CLK bit.

A frequency hard alarm threshold is set for frequency monitoring. If the FREQ_MON_HARD_EN bit is '1', a frequency hard alarm is raised when the frequency of the input clock with respect to the reference clock is above the threshold; the alarm is cleared when the frequency is below the threshold.

The frequency hard alarm threshold can be calculated as follows:

Frequency Hard Alarm Threshold (ppm) = (ALL_FREQ_HARD_ THRESHOLD[3:0] + 1) X FREQ_MON_FACTOR[3:0]

If the FREQ_MON_HARD_EN bit is '1', the frequency hard alarm status of the input clock is indicated by the INn_FREQ_HARD_ALARM bit (14 \geq n \geq 1). When the FREQ_MON_HARD_EN bit is '0', no frequency hard alarm is raised even if the input clock is above the frequency hard alarm threshold.

The input clock with a frequency hard alarm is disqualified for clock selection for T0/T4 DPLL.

In addition, if the input clock is 2 kHz, 4 kHz or 8 kHz, its clock edges with respect to the reference clock are monitored. If any edge drifts outside $\pm 5\%$, the input clock is disqualified for clock selection for T0/T4 DPLL. The input clock is qualified if any edge drifts inside $\pm 5\%$. This function is supported only when the IN_NOISE_WINDOW bit is '1'.

The frequency of each input clock with respect to the reference clock can be read by doing the following step by step:

- 1. Select an input clock by setting the IN_FREQ_READ_CH[3:0] bits;
- 2. Read the value in the IN_FREQ_VALUE[7:0] bits and calculate as follows:

Input Clock Frequency (ppm) = IN_FREQ_VALUE[7:0] X FREQ_MON_FACTOR[3:0]

Note that the value set by the FREQ_MON_FACTOR[3:0] bits depends on the application.

Bit	Register	Address (Hex)	
AMI1_LOS ¹	INTERRUPTS3 STS	0F	
AMI2_LOS ¹		UF	
AMI1_LOS ²	INTERRUPTS3_ENABLE_CNFG	12	
AMI2_LOS ²		12	
BUCKET_SIZE_n_DATA[7:0] $(3 \ge n \ge 0)$	BUCKET_SIZE_0_CNFG ~ BUCKET_SIZE_3_CNFG	33, 37, 3B, 3F	
UPPER_THRESHOLD_n_DATA[7:0] $(3 \ge n \ge 0)$	UPPER_THRESHOLD_0_CNFG ~ UPPER_THRESHOLD_3_CNFG	31, 35, 39, 3D	
LOWER_THRESHOLD_n_DATA[7:0] $(3 \ge n \ge 0)$	LOWER_THRESHOLD_0_CNFG ~ LOWER_THRESHOLD_3_CNFG	32, 36, 3A, 3E	
DECAY_RATE_n_DATA[1:0] $(3 \ge n \ge 0)$	DECAY_RATE_0_CNFG ~ DECAY_RATE_3_CNFG	34, 38, 3C, 40	
BUCKET_SEL[1:0]	IN1_CNFG ~ IN14_CNFG	14 ~ 17, 19 ~ 22	
INn_NO_ACTIVITY_ALARM ($14 \ge n \ge 1$)	IN1_IN2_STS ~ IN13_IN14_STS	43 ~ 49	
$INn_FREQ_HARD_ALARM (14 \ge n \ge 1)$	INT_INZ_313 ** INT3_INT4_313	45~49	
FREQ_MON_CLK	MON SW PBO CNFG	0B	
FREQ_MON_HARD_EN		UD	
ALL_FREQ_HARD_THRESHOLD[3:0]	ALL_FREQ_MON_THRESHOLD_CNFG	2F	
FREQ_MON_FACTOR[3:0]	FREQ_MON_FACTOR_CNFG	2E	
IN_NOISE_WINDOW	PHASE_MON_PBO_CNFG	78	
IN_FREQ_READ_CH[3:0]	IN_FREQ_READ_CH_CNFG	41	
IN_FREQ_VALUE[7:0]	IN_FREQ_READ_STS	42	

Table 5: Related Bit / Register in Chapter 3.5

3.6 T0 / T4 DPLL INPUT CLOCK SELECTION

An input clock is selected for T0 DPLL and for T4 DPLL respectively.

For T0 path, the EXT_SW bit and the T0_INPUT_SEL[3:0] bits determine the input clock selection, as shown in Table 6:

Table 6: Input Clock Selection for T0 Path

Co	ntrol Bits	Input Clock Selection	
EXT_SW	T0_INPUT_SEL[3:0]		
1	don't-care	External Fast selection	
0	other than 0000	Forced selection	
0	0000	Automatic selection	

For T4 path, the T4 DPLL may lock to a T0 DPLL output or lock independently from T0 path, as determined by the T4_LOCK_T0 bit. When the T4 DPLL locks to the T0 DPLL output, the T4 selected input clock is a 77.76 MHz or 8 kHz signal from the T0 DPLL 77.76 MHz path (refer to Chapter 3.11.5.1 T0 Path), as determined by the T0_FOR_T4 bit. When the T4 path locks independently from the T0 path, the T4 DPLL input clock selection is determined by the T4_INPUT_SEL[3:0] bits. Refer to Table 7:

Table 7: Input Clock Selection for T4 Path

Control Bits - T4_INPUT_SEL[3:0]	Input Clock Selection
other than 0000	Forced selection
0000	Automatic selection

External Fast selection is done between IN3/IN5 and IN4/IN6 pairs.

Forced selection is done by setting the related registers.

Table 8: External Fast Selection

Automatic selection is done based on the results of input clocks quality monitoring and the related registers configuration.

The selected input clock is attempted to be locked in T0/T4 DPLL.

3.6.1 EXTERNAL FAST SELECTION (T0 ONLY)

The External Fast selection is supported by T0 path only. In External Fast selection, only IN3/IN5 and IN4/IN6 pairs are available for selection. Refer to Figure 5. The results of input clocks quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring) do not affect input clock selection.

The T0 input clock selection is determined by the FF_SRCSW pin after reset (this pin determines the default value of the EXT_SW bit during reset, refer to Chapter 2 Pin Description), the IN3_SEL_PRIORITY[3:0] bits and the IN4_SEL_PRIORITY[3:0] bits, as shown in Figure 5 and Table 8:



Figure 5. External Fast Selection

	the Selected Input Cleak		
FF_SRCSW (after reset)	the Selected Input Clock		
high	0000	don't-care	IN5
high	other than 0000	don t-care	IN3
low	don't-care	0000	IN6
ισw		other than 0000	IN4

3.6.2 FORCED SELECTION

In Forced selection, the selected input clock is set by the T0_INPUT_SEL[3:0] / T4_INPUT_SEL[3:0] bits. The results of input clocks quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring) do not affect the input clock selection.

3.6.3 AUTOMATIC SELECTION

In Automatic selection, the input clock selection is determined by its validity, priority and locking allowance configuration. The validity

depends on the results of input clock quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring). Locking allowance is configured by the corresponding INn_VALID bit($14 \ge n \ge 1$). Refer to Figure 6. In all the qualified input clocks, the one with the highest priority is selected. The priority is set by the corresponding INn_SEL_PRIORITY[3:0] bits ($14 \ge n \ge 1$). If more than one qualified input clock INn is available and has the same priority, the input clock with the smallest 'n' is selected.



Figure 6. Qualified Input Clocks for Automatic Selection

Bit	Register	Address (Hex)
EXT_SW	MON_SW_PBO_CNFG	0B
T0_INPUT_SEL[3:0]	T0_INPUT_SEL_CNFG	50
T4_LOCK_T0		
T0_FOR_T4	T4_INPUT_SEL_CNFG	51
T4_INPUT_SEL[3:0]		
$INn_SEL_PRIORITY[3:0] \ (14 \ge n \ge 1)$	IN1_IN2_SEL_PRIORITY_CNFG ~ IN13_IN14_SEL_PRIORITY_CNFG	26 ~ 2C *
$INn_VALID (14 \ge n \ge 1)$	REMOTE_INPUT_VALID1_CNFG, REMOTE_INPUT_VALID2_CNFG	4C, 4D
$INn (14 \ge n \ge 1)$	INPUT_VALID1_STS, INPUT_VALID2_STS	4A, 4B
T4_T0_SEL	T4_T0_REG_SEL_CNFG	07
ote: * The setting in the 26 ~ 2C registers is either for T0 path or for T4 path, as	determined by the T4_T0_SEL bit.	I

3.7 SELECTED INPUT CLOCK MONITORING

The quality of the selected input clock is always monitored (refer to Chapter 3.5 Input Clock Quality Monitoring) and the DPLL locking status is always monitored.

3.7.1 T0 / T4 DPLL LOCKING DETECTION

The following events is always monitored:

- · Fast Loss;
- · Coarse Phase Loss;
- Fine Phase Loss;
- · Hard Limit Exceeding.

3.7.1.1 Fast Loss

A fast loss is triggered when the selected input clock misses 2 consecutive clock cycles. It is cleared once an active clock edge is detected.

For T0 path, the occurrence of the fast loss will result in T0 DPLL unlocked if the FAST_LOS_SW bit is '1'. For T4 path, the occurrence of the fast loss will result in T4 DPLL unlocked regardless of the FAST_LOS_SW bit.

3.7.1.2 Coarse Phase Loss

The T0/T4 DPLL compares the selected input clock with the feedback signal. If the phase-compared result exceeds the coarse phase limit, a coarse phase loss is triggered. It is cleared once the phase-compared result is within the coarse phase limit.

When the selected input clock is of 2 kHz, 4 kHz or 8 kHz, the coarse phase limit depends on the MULTI_PH_8K_4K_2K_EN bit, the WIDE_EN bit and the PH_LOS_COARSE_LIMT[3:0] bits. Refer to Table 10. When the selected input clock is of other frequencies but 2 kHz, 4 kHz and 8 kHz, the coarse phase limit depends on the WIDE_EN bit and the PH_LOS_COARSE_LIMT[3:0] bits. Refer to Table 11.

 Table 10: Coarse Phase Limit Programming (the selected input clock of 2 kHz, 4 kHz or 8 kHz)

MULTI_PH_8K_4K _2K_EN	WIDE_EN	Coarse Phase Limit
0	don't-care	±1 UI
1	0	±1 UI
1	1	set by the PH_LOS_COARSE_LIMT[3:0] bits

Table 11: Coarse Phase Limit Programming (the selected input clock of other than 2 kHz, 4 kHz and 8 kHz)

WIDE_EN	Coarse Phase Limit
0	±1 UI
1	set by the PH_LOS_COARSE_LIMT[3:0] bits

The occurrence of the coarse phase loss will result in T0/T4 DPLL unlocked if the COARSE_PH_LOS_LIMT_EN bit is '1'.

3.7.1.3 Fine Phase Loss

The T0/T4 DPLL compares the selected input clock with the feedback signal. If the phase-compared result exceeds the fine phase limit programmed by the PH_LOS_FINE_LIMT[2:0] bits, a fine phase loss is triggered. It is cleared once the phase-compared result is within the fine phase limit.

The occurrence of the fine phase loss will result in T0/T4 DPLL unlocked if the FINE_PH_LOS_LIMT_EN bit is '1'.

3.7.1.4 Hard Limit Exceeding

Two limits are available for this monitoring. They are DPLL soft limit and DPLL hard limit. When the frequency of the DPLL output with respect to the master clock exceeds the DPLL soft / hard limit, a DPLL soft / hard alarm will be raised; the alarm is cleared once the frequency is within the corresponding limit. The occurrence of the DPLL soft alarm does not affect the T0/T4 DPLL locking status. The DPLL soft alarm is indicated by the corresponding T0_DPLL_SOFT_FREQ_ALARM / T4_DPLL_SOFT_FREQ_ALARM bit. The occurrence of the DPLL hard alarm will result in T0/T4 DPLL unlocked if the FREQ_LIMT_PH_LOS bit is '1'.

The DPLL soft limit is set by the DPLL_FREQ_SOFT_LIMT[6:0] bits and can be calculated as follows:

DPLL Soft Limit (ppm) = DPLL_FREQ_SOFT_LIMT[6:0] X 0.724

The DPLL hard limit is set by the DPLL_FREQ_HARD_LIMT[15:0] bits and can be calculated as follows:

DPLL Hard Limit (ppm) = DPLL_FREQ_HARD_LIMT[15:0] X 0.0014

3.7.2 LOCKING STATUS

The DPLL locking status depends on the locking monitoring results. The DPLL is in locked state if none of the following events is triggered during 2 seconds; otherwise, the DPLL is unlocked.

- Fast Loss (the FAST_LOS_SW bit is '1');
- Coarse Phase Loss (the COARSE_PH_LOS_LIMT_EN bit is '1');
- Fine Phase Loss (the FINE_PH_LOS_LIMT_EN bit is '1');
- DPLL Hard Alarm (the FREQ_LIMT_PH_LOS bit is '1').

If the FAST_LOS_SW bit, the COARSE_PH_LOS_LIMT_EN bit, the FINE_PH_LOS_LIMT_EN bit or the FREQ_LIMT_PH_LOS bit is '0', the DPLL locking status will not be affected even if the corresponding event is triggered. If all these bits are '0', the DPLL will be in locked state in 2 seconds.

The DPLL locking status is indicated by the T0_DPLL_LOCK / T4_DPLL_LOCK bit and the T0_LOCK / T4_LOCK pin.

The T4_STS ¹ bit will be set when the locking status of the T4 DPLL changes (from 'lock' to 'unlock' or from 'unlock' to 'lock'). If the T4_STS ² bit is '1', an interrupt will be generated.

A phase lock alarm will be raised when the selected input clock can not be locked in T0 DPLL within a certain period. This period can be calculated as follows:

Period (sec.) = TIME_OUT_VALUE[5:0] X MULTI_FACTOR[1:0]

The phase lock alarm is indicated by the corresponding INn_PH_LOCK_ALARM bit (14 \ge n \ge 1).

The phase lock alarm can be cleared by the following two ways, as selected by the PH_ALARM_TIMEOUT bit:

Table 12: Related Bit / Register in Chapter 3.7

- Be cleared when a '1' is written to the corresponding INn_PH_LOCK_ALARM bit;
- Be cleared after the period (= *TIME_OUT_VALUE[5:0] X MULTI_FACTOR[1:0] in second*) which starts from when the alarm is raised.

The selected input clock with a phase lock alarm is disqualified for T0 DPLL locking.

Note that no phase lock alarm is raised if the T4 selected input clock can not be locked.

Bit	Register	Address (Hex)	
FAST_LOS_SW			
PH_LOS_FINE_LIMT[2:0]	PHASE_LOSS_FINE_LIMIT_CNFG	5B *	
FINE_PH_LOS_LIMT_EN			
MULTI_PH_8K_4K_2K_EN			
WIDE_EN	PHASE LOSS COARSE LIMIT CNFG	5A *	
PH_LOS_COARSE_LIMT[3:0]	FIASE_LOSS_COARSE_LIMIT_CORFG		
COARSE_PH_LOS_LIMT_EN			
T0_DPLL_SOFT_FREQ_ALARM			
T4_DPLL_SOFT_FREQ_ALARM	OPERATING STS	52	
T0_DPLL_LOCK	OFERALING_STS		
T4_DPLL_LOCK			
DPLL_FREQ_SOFT_LIMT[6:0]	DPLL FREQ SOFT LIMIT CNFG	65	
FREQ_LIMT_PH_LOS	DFLL_FREQ_SOFT_LIMIT_CNFG		
DPLL_FREQ_HARD_LIMT[15:0]	DPLL_FREQ_HARD_LIMIT[15:8]_CNFG, DPLL_FREQ_HARD_LIMIT[7:0]_CNFG	67, 66	
T4_STS ¹	INTERRUPTS3_STS	0F	
T4_STS ²	INTERRUPTS3_ENABLE_CNFG	12	
TIME_OUT_VALUE[5:0]		08	
MULTI_FACTOR[1:0]	PHASE_ALARM_TIME_OUT_CNFG	υö	
INn_PH_LOCK_ALARM ($14 \ge n \ge 1$)	IN1_IN2_STS ~ IN13_IN14_STS	43 ~ 49	
PH_ALARM_TIMEOUT	INPUT_MODE_CNFG	09	
T4_T0_SEL	T4_T0_REG_SEL_CNFG	07	

3.8 SELECTED INPUT CLOCK SWITCH

If the input clock is selected by External Fast selection or by Forced selection, it can be switched by setting the related registers (refer to Chapter 3.6.1 External Fast Selection (T0 only) & Chapter 3.6.2 Forced Selection) any time. In this case, whether the input clock is qualified for DPLL locking does not affect the clock switch. If the T4 selected input clock is a T0 DPLL output, it can only be switched by setting the T0_FOR_T4 bit.

When the input clock is selected by Automatic selection, the input clock switch depends on its validity, priority and locking allowance configuration. If the current selected input clock is disqualified, a new qualified input clock may be switched to.

3.8.1 INPUT CLOCK VALIDITY

For all the input clocks, the validity depends on the results of input clock quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring). When all of the following conditions are satisfied, the input clock is valid; otherwise, it is invalid.

- No LOS (the AMI1_LOS / AMI2_LOS bit is '0');
- No no-activity alarm (the INn_NO_ACTIVITY_ALARM bit is '0');
- No frequency hard alarm (the INn_FREQ_HARD_ALARM bit is '0');
- If the IN_NOISE_WINDOW bit is '1', all the edges of the input clock of 2 kHz, 4 kHz or 8 kHz drift inside ±5%; if the IN_NOISE_WINDOW bit is '0', this condition is ignored.

The validity qualification of the T0 selected input clock is different from that of the T4 selected input clock. The validity qualification of the T4 selected input clock is the same as the above. The T0 selected input clock is valid when all of the above and the following conditions are satisfied; otherwise, it is invalid.

- No phase lock alarm, i.e., the INn_PH_LOCK_ALARM bit is '0';
- If the ULTR_FAST_SW bit is '1', the T0 selected input clock misses less than (<) 2 consecutive clock cycles; if the ULTR_FAST_SW bit is '0', this condition is ignored.

The validities of all the input clocks are indicated by the INn ¹ bit (14 \ge n \ge 1). When the input clock validity changes (from 'valid' to 'invalid' or from 'invalid' to 'valid'), the INn ² bit will be set. If the INn ³ bit is '1', an interrupt will be generated.

When the T0 selected input clock has failed, i.e., the validity of the T0 selected input clock changes from 'valid' to 'invalid', the T0_MAIN_REF_FAILED¹ bit will be set. If the T0_MAIN_REF_FAILED² bit is '1', an interrupt will be generated. This interrupt can also be indicated by hardware - the TDO pin, as determined by the LOS_FLAG_TO_TDO bit. When the TDO pin is used to indicate this interrupt, it will be set high when this interrupt is generated and will remain high until this interrupt is cleared.

3.8.2 SELECTED INPUT CLOCK SWITCH

When the device is configured as Automatic input clock selection, T0 input clock switch is different from T4 input clock switch.

For T0 path, Revertive and Non-Revertive switches are supported, as selected by the REVERTIVE_MODE bit.

For T4 path, only Revertive switch is supported.

The difference between Revertive and Non-Revertive switches is that whether the selected input clock is switched when another qualified input clock with a higher priority than the current selected input clock is available for selection. In Non-Revertive switch, input clock switch is minimized.

Conditions of the qualified input clocks available for T0 selection are different from that for T4 selection, as shown in Table 13:

Table 13: Conditions of Qualified Input Clocks Available for T0 & T4 Selection

	Conditions of Qualified Input Clocks Available for T0 & T4 Selection
TO	 Valid, i.e., the INn ¹ bit is '1'; Priority enabled, i.e., the corresponding INn_SEL_PRIORITY[3:0] bits are not '0000'; Locking to the input clock is allowed, i.e., the corresponding INn_VALID bit is '0'.
T4	 Valid (all the validity conditions listed in Chapter 3.8.1 Input Clock Validity are satisfied); Priority enabled, i.e., the corresponding INn_SEL_PRIORITY[3:0] bits are not '0000'; Locking to the input clock is allowed, i.e., the corresponding INn_VALID bit is '0'.

The input clock is disqualified if any of the above conditions is not satisfied.

In summary, the selected input clock can be switched by:

- External Fast selection (supported by T0 path only);
- · Forced selection;
- · Revertive switch;
- · Non-Revertive switch (supported by T0 path only);
- T4 DPLL locked to T0 DPLL output (supported by T4 path only).

3.8.2.1 Revertive Switch

In Revertive switch, the selected input clock is switched when another qualified input clock with a higher priority than the current selected input clock is available.

The selected input clock is switched if any of the following is satisfied:

- · the selected input clock is disqualified;
- another qualified input clock with a higher priority than the selected input clock is available.

A qualified input clock with the highest priority is selected by revertive switch. If more than one qualified input clock INn is available and has the same priority, the input clock with the smallest 'n' is selected.

3.8.2.2 Non-Revertive Switch (T0 only)

In Non-Revertive switch, the T0 selected input clock is not switched when another qualified input clock with a higher priority than the current selected input clock is available. In this case, the selected input clock is switched and a qualified input clock with the highest priority is selected only when the T0 selected input clock is disqualified. If more than one qualified input clock is available and has the same priority, the input clock with the smallest 'n' is selected.

3.8.3 SELECTED / QUALIFIED INPUT CLOCKS INDICATION

The selected input clock is indicated by the CURRENTLY_SELECTED_INPUT[3:0] bits. Note if the T4 selected input clock is a T0 DPLL output, it can not be indicated by these bits.

The qualified input clocks with the three highest priorities are indicated by HIGHEST_PRIORITY_VALIDATED[3:0] bits, the SECOND_ PRIORITY_VALIDATED[3:0] bits and the THIRD_PRIORITY _VALIDATED[3:0] bits respectively. If more than one input clock INn has the same priority, the input clock with the smallest 'n' is indicated by the HIGHEST_PRIORITY_VALIDATED[3:0] bits.

When the device is configured in Automatic selection and Revertive switch is enabled, the input clock indicated by the CURRENTLY_SELECTED_INPUT[3:0] bits is the same as the one indicated by the HIGHEST_PRIORITY_VALIDATED[3:0] bits; otherwise, they are not the same.

When all the input clocks for T4 path changes to be unqualified, the INPUT_TO_T4 1 bit will be set. If the INPUT_TO_T4 2 bit is '1', an interrupt will be generated.

Bit	Register	Address (Hex
T0_FOR_T4	T4_INPUT_SEL_CNFG	51
$INn^{1} (14 \ge n \ge 1)$	INPUT_VALID1_STS, INPUT_VALID2_STS	4A, 4B
$INn^{2} (14 \ge n \ge 1)$	INTERRUPTS1_STS, INTERRUPTS2_STS	0D, 0E
$INn^{3} (14 \ge n \ge 1)$	INTERRUPTS1_ENABLE_CNFG, INTERRUPTS2_ENABLE_CNFG	10, 11
AMI1_LOS	INTERRUPTS3_STS	0F
AMI2_LOS	INTERRUP153_515	UF
$INn_NO_ACTIVITY_ALARM (14 \ge n \ge 1)$		
$INn_FREQ_HARD_ALARM (14 \ge n \ge 1)$	IN1_IN2_STS ~ IN13_IN14_STS	43 ~ 49
INn_PH_LOCK_ALARM ($14 \ge n \ge 1$)		
IN_NOISE_WINDOW	PHASE_MON_PBO_CNFG	78
ULTR_FAST_SW	MON SW PBO CNFG	0B
LOS_FLAG_TO_TDO	MON_SW_PDO_CNPG	
T0_MAIN_REF_FAILED ¹	INTERRUPTS2_STS	0E
T0_MAIN_REF_FAILED ²	INTERRUPTS2_ENABLE_CNFG	11
INPUT_TO_T4 ¹	INTERRUPTS3_STS	0F
INPUT_TO_T4 ²	INTERRUPTS3_ENABLE_CNFG	12
REVERTIVE_MODE	INPUT_MODE_CNFG	09
INn_SEL_PRIORITY[3:0] (14 \ge n \ge 1)	IN1_IN2_SEL_PRIORITY_CNFG ~ IN13_IN14_SEL_PRIORITY_CNFG	26 ~ 2C *
$INn_VALID (14 \ge n \ge 1)$	REMOTE_INPUT_VALID1_CNFG, REMOTE_INPUT_VALID2_CNFG	4C, 4D
CURRENTLY_SELECTED_INPUT[3:0]	PRIORITY TABLE1 STS	4E *
HIGHEST_PRIORITY_VALIDATED[3:0]	PRIORITT_TABLET_STS	4⊏
SECOND_PRIORITY_VALIDATED[3:0]	PRIORITY TABLE2 STS	4F *
THIRD_PRIORITY_VALIDATED[3:0]		46
T4 T0 SEL	T4 T0 REG SEL CNFG	07

Table 14: Related Bit / Register in Chapter 3.8

3.9 SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE

The operating modes supported by T0 DPLL are more complex than the ones supported by T4 DPLL for T0 path is the main one. T0 DPLL supports three primary operating modes: Free-Run, Locked and Holdover, and three secondary, temporary operating modes: Pre-Locked, Pre-Locked2 and Lost-Phase. T4 DPLL supports three operating modes: Free-Run, Locked and Holdover. The operating modes of T0 DPLL and T4 DPLL can be switched automatically or by force, as controlled by the T0_OPERATING_MODE[2:0] / T4_OPERATING_ MODE[2:0] bits respectively.

When the operating mode is switched by force, the operating mode switch is under external control and the status of the selected input clock takes no effect to the operating mode selection. The forced operating mode switch is applicable for special cases, such as testing.

When the operating mode is switched automatically, the internal state machines for T0 and for T4 automatically determine the operating mode respectively.

3.9.1 T0 SELECTED INPUT CLOCK VS. DPLL OPERATING MODE

The T0 DPLL operating mode is controlled by the T0_OPERATING_MODE[2:0] bits, as shown in Table 15:

Table 15: T0 DPLL Operating Mode Control

T0_OPERATING_MODE[2:0]	T0 DPLL Operating Mode
000	Automatic
001	Forced - Free-Run
010	Forced - Holdover
100	Forced - Locked
101	Forced - Pre-Locked2
110	Forced - Pre-Locked
111	Forced - Lost-Phase

When the operating mode is switched automatically, the operation of the internal state machine is shown in Figure 7.

Whether the operating mode is under external control or is switched automatically, the current operating mode is always indicated by the T0_DPLL_OPERATING_MODE[2:0] bits. When the operating mode switches, the T0_OPERATING_MODE ¹ bit will be set. If the T0_OPERATING_MODE ² bit is '1', an interrupt will be generated.





Figure 7. T0 Selected Input Clock vs. DPLL Automatic Operating Mode

Notes to Figure 7:

- 1. Reset.
- 2. An input clock is selected.
- 3. The T0 selected input clock is disqualified AND No qualified input clock is available.
- 4. The T0 selected input clock is switched to another one.
- 5. The T0 selected input clock is locked (the T0_DPLL_LOCK bit is '1').
- 6. The T0 selected input clock is disqualified AND No qualified input clock is available.
- 7. The T0 selected input clock is unlocked (the T0_DPLL_LOCK bit is '0').
- 8. The T0 selected input clock is locked again (the T0_DPLL_LOCK bit is '1').
- 9. The T0 selected input clock is switched to another one.
- 10. The T0 selected input clock is locked (the T0_DPLL_LOCK bit is '1').
- 11. The T0 selected input clock is disqualified AND No qualified input clock is available.
- 12. The T0 selected input clock is switched to another one.
- 13. The T0 selected input clock is disqualified AND No qualified input clock is available.
- 14. An input clock is selected.
- 15. The T0 selected input clock is switched to another one.

The causes of Item 4, 9, 12, 15 - 'the T0 selected input clock is switched to another one' - are: (The T0 selected input clock is disqualified **AND** Another input clock is switched to) **OR** (In Revertive switch, a qualified input clock with a higher priority is switched to) **OR** (The T0 selected input clock is switched to another one by External Fast selection or Forced selection).

Refer to Table 13 for details about the input clock qualification for T0 path.

3.9.2 T4 SELECTED INPUT CLOCK VS. DPLL OPERATING MODE

The T4 DPLL operating mode is controlled by the T4_OPERATING_MODE[2:0] bits, as shown in Table 16:

Table 16: T4 DPLL Operating Mode Control

T4_OPERATING_MODE[2:0]	T4 DPLL Operating Mode
000	Automatic
001	Forced - Free-Run
010	Forced - Holdover
100	Forced - Locked

When the operating mode is switched automatically, the operation of the internal state machine is shown in Figure 8:



Figure 8. T4 Selected Input Clock vs. DPLL Automatic Operating Mode

Notes to Figure 8:

- 1. Reset.
- 2. An input clock is selected.
- 3. (The T4 selected input clock is disqualified) **OR** (A qualified input clock with a higher priority is switched to) **OR** (The T4 selected input clock is switched to another one by Forced selection) **OR** (When T4 DPLL locks to the T0 DPLL output, the T4 selected input clock is switched by setting the T0_FOR_T4 bit).
- 4. An input clock is selected.
- 5. No input clock is selected.

Refer to Table 13 for details about the input clock qualification for T4 path.

Bit	Register	Address (Hex)
T0_OPERATING_MODE[2:0]	T0_OPERATING_MODE_CNFG	53
T4_OPERATING_MODE[2:0]	T4_OPERATING_MODE_CNFG	54
T0_DPLL_OPERATING_MOD E[2:0] T0_DPLL_LOCK	OPERATING_STS	52
T0_OPERATING_MODE ¹	INTERRUPTS2_STS	0E
T0_OPERATING_MODE ²	INTERRUPTS2_ENABLE_CNFG	11
T0_FOR_T4	T4_INPUT_SEL_CNFG	51

3.10 T0 / T4 DPLL OPERATING MODE

The T0/T4 DPLL gives a stable performance in different applications without being affected by operating conditions or silicon process variations. It integrates a PFD (Phase & Frequency Detector), a LPF (Low Pass Filter) and a DCO (Digital Controlled Oscillator), which forms a closed loop. If no input clock is selected, the loop is not closed, and the PFD and LPF do not function.

The PFD detects the phase error, including the fast loss, coarse phase loss and fine phase loss (refer to Chapter 3.7.1.1 Fast Loss to Chapter 3.7.1.3 Fine Phase Loss). The averaged phase error of the T0/ T4 DPLL feedback with respect to the selected input clock is indicated by the CURRENT_PH_DATA[15:0] bits. It can be calculated as follows:

Averaged Phase Error (ns) = CURRENT_PH_DATA[15:0] X 0.61

The LPF filters jitters. Its 3 dB bandwidth and damping factor are programmable. A range of bandwidths and damping factors can be set to meet different application requirements. Generally, the lower the damping factor is, the longer the locking time is and the more the gain is.

The DCO controls the DPLL output. The frequency of the DPLL output is always multiplied on the basis of the master clock. The phase and frequency offset of the DPLL output may be locked to those of the selected input clock. The current frequency offset with respect to the master clock is indicated by the CURRENT_DPLL_FREQ[23:0] bits, and can be calculated as follows:

Current Frequency Offset (ppm) = CURRENT_DPLL_FREQ[23:0] X 0.000011

3.10.1 T0 DPLL OPERATING MODE

The T0 DPLL loop is closed except in Free-Run mode and Holdover mode.

For a closed loop, different bandwidths and damping factors can be used depending on DPLL locking stages: starting, acquisition and locked.

In the first two seconds when the T0 DPLL attempts to lock to the selected input clock, the starting bandwidth and damping factor are used. They are set by the T0_DPLL_START_BW[4:0] bits and the T0 DPLL START DAMPING[2:0] bits respectively.

During the acquisition, the acquisition bandwidth and damping factor are used. They are set by the T0_DPLL_ACQ_BW[4:0] bits and the T0_DPLL_ACQ_DAMPING[2:0] bits respectively.

When the T0 selected input clock is locked, the locked bandwidth and damping factor are used. They are set by the T0_DPLL_LOCKED_BW[4:0] bits and the T0_DPLL_LOCKED_DAMPING[2:0] bits respectively.

The corresponding bandwidth and damping factor are used when the T0 DPLL operates in different DPLL locking stages: starting, acquisition and locked, as controlled by the device automatically.

Only the locked bandwidth and damping factor can be used regardless of the T0 DPLL locking stage, as controlled by the AUTO_BW_SEL bit.

3.10.1.1 Free-Run Mode

In Free-Run mode, the T0 DPLL output refers to the master clock and is not affected by any input clock. The accuracy of the T0 DPLL output is equal to that of the master clock.

3.10.1.2 Pre-Locked Mode

In Pre-Locked mode, the T0 DPLL output attempts to track the selected input clock.

The Pre-Locked mode is a secondary, temporary mode.

3.10.1.3 Locked Mode

In Locked mode, the T0 selected input clock is locked. The phase and frequency offset of the T0 DPLL output track those of the T0 selected input clock.

In this mode, if the T0 selected input clock is in fast loss status and the FAST_LOS_SW bit is '1', the T0 DPLL is unlocked (refer to Chapter 3.7.1.1 Fast Loss) and will enter Lost-Phase mode when the operating mode is switched automatically; if the T0 selected input clock is in fast loss status and the FAST_LOS_SW bit is '0', the T0 DPLL lock-ing status is not affected and the T0 DPLL will enter Temp-Holdover mode automatically.

<u>3.10.1.3.1</u> <u>Temp-Holdover Mode</u>

The T0 DPLL will automatically enter Temp-Holdover mode with a selected input clock switch or no qualified input clock available when the operating mode switch is under external control.

In Temp-Holdover mode, the T0 DPLL has temporarily lost the selected input clock. The T0 DPLL operation in Temp-Holdover mode and that in Holdover mode are alike (refer to Chapter 3.10.1.5 Holdover Mode) except the frequency offset acquiring methods. See Chapter 3.10.1.5 Holdover Mode for details about the methods. The method is selected by the TEMP_HOLDOVER_MODE[1:0] bits, as shown in Table 18:

Table 18: Frequency Offset Control in Temp-Holdover Mode

TEMP_HOLDOVER_MODE[1:0]	Frequency Offset Acquiring Method
00	the same as that used in Holdover mode
01	Automatic Instantaneous
10	Automatic Fast Averaged
11	Automatic Slow Averaged

The device automatically controls the T0 DPLL to exit from Temp-Holdover mode.

3.10.1.4 Lost-Phase Mode

In Lost-Phase mode, the T0 DPLL output attempts to track the selected input clock.

The Lost-Phase mode is a secondary, temporary mode.

3.10.1.5 Holdover Mode

In Holdover mode, the T0 DPLL resorts to the stored frequency data acquired in Locked mode to control its output. The T0 DPLL output is not

phase locked to any input clock. The frequency offset acquiring method is selected by the MAN_HOLDOVER bit, the AUTO_AVG bit and the FAST_AVG bit, as shown in Table 19:

Table 19: Frequency Offset Control in Holdover Mode

MAN_HOLDOVER	AUTO_AVG	FAST_AVG	Frequency Offset Acquiring Method
	0	don't-care	Automatic Instantaneous
0	1	0	Automatic Slow Averaged
	I	1	Automatic Fast Averaged
1	don't-care		Manual

3.10.1.5.1 Automatic Instantaneous

By this method, the T0 DPLL freezes at the operating frequency when it enters Holdover mode. The accuracy is $4.4X10^{-8}$ ppm.

3.10.1.5.2 Automatic Slow Averaged

By this method, an internal IIR (Infinite Impulse Response) filter is employed to get the frequency offset. The IIR filter gives a 3 dB attenuation point corresponding to a period of 110 minutes. The accuracy is 1.1×10^{-5} ppm.

3.10.1.5.3 Automatic Fast Averaged

By this method, an internal IIR (Infinite Impulse Response) filter is employed to get the frequency offset. The IIR filter gives a 3 dB attenuation point corresponding to a period of 8 minutes. The accuracy is 1.1×10^{-5} ppm.

3.10.1.5.4 Manual

By this method, the frequency offset is set by the T0_HOLDOVER_FREQ[23:0] bits. The accuracy is 1.1X10⁻⁵ ppm.

The frequency offset of the T0 DPLL output is indicated by the CURRENT_DPLL_FREQ[23:0] bits.

The device provides a reference for the value to be written to the T0_HOLDOVER_FREQ[23:0] bits. The value to be written can refer to the value read from the CURRENT_DPLL_FREQ[23:0] bits or the T0_HOLDOVER_FREQ[23:0] bits (refer to Chapter 3.10.1.5.5 Holdover Frequency Offset Read); or then be processed by external software filtering.

3.10.1.5.5 Holdover Frequency Offset Read

The offset value, which is acquired by Automatic Slow Averaged, Automatic Fast Averaged and is set by related register bits, can be read from the T0_HOLDOVER_FREQ[23:0] bits by setting the READ_AVG bit and the FAST_AVG bit, as shown in Table 20.

Table 20: Holdover Frequency Offset Read

READ_AVG	FAST_AVG	Offset Value Read from T0_HOLDOVER_FREQ[23:0]
0	don't-care	The value is equal to the one written to.
1	0	The value is acquired by Automatic Slow Averaged method, not equal to the one written to.
	1	The value is acquired by Automatic Fast Averaged method, not equal to the one written to.

The frequency offset in ppm is calculated as follows:

Holdover Frequency Offset (ppm) = T0_HOLDOVER_FREQ[23:0] X 0.000011

3.10.1.6 Pre-Locked2 Mode

In Pre-Locked2 mode, the T0 DPLL output attempts to track the selected input clock.

The Pre-Locked2 mode is a secondary, temporary mode.

3.10.2 T4 DPLL OPERATING MODE

The T4 path is simpler compared with the T0 path.

3.10.2.1 Free-Run Mode

In Free-Run mode, the T4 DPLL output refers to the master clock and is affected by any input clock. The accuracy of the T4 DPLL output is equal to that of the master clock.

3.10.2.2 Locked Mode

In Locked mode, the T4 selected input clock may be locked in the T4 DPLL.

When the T4 selected input clock is locked, the phase and frequency offset of the T4 DPLL output track those of the T4 selected input clock; when unlocked, the phase and frequency offset of the T4 DPLL output attempt to track those of the selected input clock.

The T4 DPLL loop is closed in Locked mode. Its bandwidth and damping factor are set by the T4_DPLL_LOCKED_BW[1:0] bits and the T4_DPLL_LOCKED_DAMPING[2:0] bits respectively.

3.10.2.3 Holdover Mode

In Holdover mode, the T4 DPLL resorts to the stored frequency data acquired in Locked mode to control its output. The T4 DPLL output is not
phase locked to any input clock. The T4 DPLL freezes at the operating frequency when it enters Holdover mode. The accuracy is $4.4 \text{X} 10^{-8}$ ppm.

Table 21: Related Bit / Register in Chapter 3.10

Bit	Register	Address (Hex)		
CURRENT_PH_DATA[15:0]	CURRENT_DPLL_PHASE[15:8]_STS, CURRENT_DPLL_PHASE[7:0]_STS	69 *, 68 *		
CURRENT_DPLL_FREQ[23:0]	CURRENT_DPLL_FREQ[23:16]_STS, CURRENT_DPLL_FREQ[15:8]_STS, CURRENT_DPLL_FREQ[7:0]_STS	64 *, 63 *, 62 *		
T0_DPLL_START_BW[4:0]	T0_DPLL_START_BW_DAMPING_CNFG	56		
T0_DPLL_START_DAMPING[2:0]		50		
T0_DPLL_ACQ_BW[4:0]	T0_DPLL_ACQ_BW_DAMPING_CNFG	57		
T0_DPLL_ACQ_DAMPING[2:0]		57		
T0_DPLL_LOCKED_BW[4:0]		58		
T0_DPLL_LOCKED_DAMPING[2:0]	T0_DPLL_LOCKED_BW_DAMPING_CNFG	50		
AUTO_BW_SEL	T0_BW_OVERSHOOT_CNFG	59		
FAST_LOS_SW	PHASE_LOSS_FINE_LIMIT_CNFG	5B *		
TEMP_HOLDOVER_MODE[1:0]				
MAN_HOLDOVER				
AUTO_AVG	T0_HOLDOVER_MODE_CNFG	5C		
FAST_AVG				
READ_AVG				
T0_HOLDOVER_FREQ[23:0]	T0_HOLDOVER_FREQ[23:16]_CNFG, T0_HOLDOVER_FREQ[15:8]_CNFG, T0_HOLDOVER_FREQ[7:0]_CNFG			
T4_DPLL_LOCKED_BW[1:0]	TA DOLL LOCKED DW DAMDING CNEG			
T4_DPLL_LOCKED_DAMPING[2:0]	T4_DPLL_LOCKED_BW_DAMPING_CNFG			
T4_T0_SEL	T4_T0_REG_SEL_CNFG 07			
Note: * The setting in the 5B, 62 ~ 64, 68 and	169 registers is either for T0 path or for T4 path, as determined by the T4_T0_SEL bit.			

3.11 T0 / T4 DPLL OUTPUT

The DPLL output is locked to the selected input clock. According to the phase-compared result of the feedback and the selected input clock, and the DPLL output frequency offset, the PFD output is limited and the DPLL output is frequency offset limited.

3.11.1 PFD OUTPUT LIMIT

The PFD output is limited to be within ± 1 UI or within the coarse phase limit (refer to Chapter 3.7.1.2 Coarse Phase Loss), as determined by the MULTI_PH_APP bit.

3.11.2 FREQUENCY OFFSET LIMIT

The DPLL output is limited to be within the DPLL hard limit (refer to Chapter 3.7.1.4 Hard Limit Exceeding).

For T0 DPLL, the integral path value can be frozen when the DPLL hard limit is reached. This function, enabled by the T0_LIMT bit, will minimize the subsequent overshoot when T0 DPLL is pulling in.

3.11.3 PBO (T0 ONLY)

The PBO function is only supported by the T0 path.

When a PBO event is triggered, the phase offset of the selected input clock with respect to the T0 DPLL output is measured. The device then automatically accounts for the measured phase offset and compensates an appropriate phase offset into the DPLL output so that the phase transients on the T0 DPLL output are minimized.

A PBO event is triggered if any one of the following conditions occurs:

- T0 selected input clock switches (the PBO_EN bit is '1');
- T0 DPLL exits from Holdover mode or Free-Run mode (the PBO_EN bit is '1');
- Phase-time changes on the T0 selected input clock are greater than a programmable limit over an interval of less than 0.1 seconds (the PH_MON_PBO_EN bit is '1').

For the first two conditions, the phase transients on the T0 DPLL output are minimized to be no more than 0.61 ns with PBO. The PBO can also be frozen at the current phase offset by setting the PBO_FREZ bit. When the PBO is frozen, the device will ignore any further PBO events triggered by the above two conditions, and maintain the current phase offset. When the PBO is disabled, there may be a phase shift on the T0 DPLL output and the T0 DPLL output tracks back to 0 degree phase offset with respect to the T0 selected input clock.

The last condition is specially for stratum 2 and 3E clocks. The PBO requirement specified in the Telcordia GR-1244-CORE is: 'Input phase-time changes of 3.5 μ s or greater over an interval of less than 0.1 seconds or less shall be built-out by stratum 2 and 3E clocks to reduce the resulting clock phase-time change to less than 50 ns. Phase-time changes of 1.0 μ s or less over an interval of 0.1 seconds shall not be built-out.' Based on this requirement, phase-time changes of more than

1.0 μ s but less than 3.5 μ s that occur over an interval of less than 0.1 seconds may or may not be built-out.

An integrated Phase Transient Monitor can be enabled by the PH_MON_EN bit to monitor the phase-time changes on the T0 selected input clock. When the phase-time changes are greater than a limit over an interval of less than 0.1 seconds, a PBO event is triggered and the phase transients on the DPLL output are absorbed. The limit is programmed by the PH_TR_MON_LIMT[3:0] bits, and can be calculated as follows:

Limit (*ns*) = (*PH_TR_MON_LIMT*[3:0] + 7) *X* 156

The phase offset induced by PBO will never result in a coarse or fine phase loss.

3.11.4 PHASE OFFSET SELECTION (T0 ONLY)

The phase offset of the T0 selected input clock with respect to the T0 DPLL output can be adjusted. If the device is configured as the Master, the PH_OFFSET_EN bit determines whether the input-to-output phase offset is enabled; if the device is configured as the Slave, the input-to-output phase offset is always enabled. If enabled, the input-to-output phase offset can be adjusted by setting the PH_OFFSET[9:0] bits.

The input-to-output phase offset can be calculated as follows:

Phase Offset (ns) = PH_OFFSET[9:0] X 0.61

3.11.5 FOUR PATHS OF T0 / T4 DPLL OUTPUTS

The T0 DPLL output and the T4 DPLL output are phase aligned with the T0 selected input clock and the T4 selected input clock respectively every 125 μ s period. Each DPLL has four output paths.

3.11.5.1 T0 Path

The four paths for T0 DPLL output are as follows:

- 77.76 MHz path outputs a 77.76 MHz clock;
- 16E1/16T1 path outputs a 16E1 or 16T1 clock, as selected by the IN_SONET_SDH bit;
- GSM/OBSAI/16E1/16T1 path outputs a GSM, OBSAI, 16E1 or 16T1 clock, as selected by the T0_GSM_OBSAI_16E1_16T1_ SEL[1:0] bits;
- 12E1/24T1/E3/T3 path outputs a 12E1, 24T1, E3 or T3 clock, as selected by the T0_12E1_24T1_E3_T3_SEL[1:0] bits.

T0 selected input clock is compared with a T0 DPLL output for DPLL locking. The output can only be derived from the 77.76 MHz path or the 16E1/16T1 path. The output path is automatically selected and the output is automatically divided to get the same frequency as the T0 selected input clock.

The T0 DPLL 77.76 MHz output or an 8 kHz signal derived from it can be provided for the T4 DPLL input clock selection (refer to Chapter 3.6 T0 / T4 DPLL Input Clock Selection).

T0 DPLL outputs are provided for T0/T4 APLL or device output process.



3.11.5.2 T4 Path

The four paths for T4 DPLL output are as follows:

- 77.76 MHz path outputs a 77.76 MHz clock;
- 16E1/16T1 path outputs a 16E1 or 16T1 clock, as selected by the IN_SONET_SDH bit;
- GSM/GPS/16E1/16T1 path outputs a GSM, GPS, 16E1 or 16T1 clock, as selected by the T4_GSM_GPS_16E1_16T1_ SEL[1:0] bits;
- 12E1/24T1/E3/T3 path outputs a 12E1, 24T1, E3 or T3 clock, as selected by the T4_12E1_24T1_E3_T3_SEL[1:0] bits.

T4 selected input clock is compared with a T4 DPLL output for DPLL locking. The output can be derived from the 77.76 MHz path or the

Table 22: Related Bit / Register in Chapter 3.11

16E1/16T1 path. In this case, the output path is automatically selected and the output is automatically divided to get the same frequency as the T4 selected input clock.

In addition, T4 selected input clock is compared with the T0 selected input clock to get the phase difference between T0 and T4 selected input clocks, as determined by the T4_TEST_T0_PH bit.

T4 DPLL outputs are provided for T0/T4 APLL or device output process.

Bit	Register	Address (Hex)	
MULTI_PH_APP	PHASE_LOSS_COARSE_LIMIT_CNFG	5A *	
T0_LIMT	T0_BW_OVERSHOOT_CNFG	59	
PBO_EN	MON SW PBO CNFG	0B	
PBO_FREZ	MON_3W_FBO_CNFG	UB	
PH_MON_PBO_EN			
PH_MON_EN	PHASE_MON_PBO_CNFG	78	
PH_TR_MON_LIMT[3:0]			
PH_OFFSET_EN	PHASE_OFFSET[9:8]_CNFG	7B	
PH_OFFSET[9:0]	PHASE_OFFSET[9:8]_CNFG, PHASE_OFFSET[7:0]_CNFG	7B, 7A	
IN_SONET_SDH	INPUT_MODE_CNFG	09	
T0_GSM_OBSAI_16E1_16T1_SEL[1:0]	T0 DPLL APLL PATH CNFG	55	
T0_12E1_24T1_E3_T3_SEL[1:0]	IU_DPLL_APLL_PAIN_CNFG	55	
T4_GSM_GPS_16E1_16T1_SEL[1:0]		60	
T4_12E1_24T1_E3_T3_SEL[1:0]	T4_DPLL_APLL_PATH_CNFG	00	
T4_TEST_T0_PH	T4_INPUT_SEL_CNFG	51	
T4 T0 SEL	T4_T0 REG SEL CNFG	07	

3.12 T0 / T4 APLL

A T0 APLL and a T4 APLL are provided for a better jitter and wander performance of the device output clocks.

The bandwidths of the T0/T4 APLL are set by the T0_APLL_BW[1:0] / T4_APLL_BW[1:0] bits respectively. The lower the bandwidth is, the better the jitter and wander performance of the T0/T4 APLL output are.

The input of the T0/T4 APLL can be derived from one of the T0 and T4 DPLL outputs, as selected by the T0_APLL_PATH[3:0] / T4_APLL_PATH[3:0] bits respectively.

Both the APLL and DPLL outputs are provided for selection for the device output.

Table 23: Related Bit / Register in Chapter 3.12

Bit	Register	Address (Hex)
T0_APLL_BW[1:0]	T0 T4 APLL BW CNFG	6A
T4_APLL_BW[1:0]		0,1
T0_APLL_PATH[3:0]	T0_DPLL_APLL_PATH_CNFG	55
T4_APLL_PATH[3:0]	T4_DPLL_APLL_PATH_CNFG	60

3.13 OUTPUT CLOCKS & FRAME SYNC SIGNALS

The device supports 11 output clocks and 2 frame sync output signals altogether.

3.13.1 OUTPUT CLOCKS

The device provides 11 output clocks.

According to the output port technology, the output ports support the following technologies:

- AMI;
- PECL/LVDS;
- CMOS.

OUT1 ~ OUT5 and OUT9 output a CMOS signal.

OUT6 and OUT7 output a PECL or LVDS signal, as selected by the OUT6_PECL_LVDS bit and the OUT7_PECL_LVDS bit respectively.

OUT8 outputs an AMI signal.

OUT622 and OUT155 output a PECL signal.

The outputs on OUT1 ~ OUT7 are variable, depending on the signals derived from the T0/T4 DPLL and T0/T4 APLL outputs, and the corresponding OUTn_PATH_SEL[3:0] bits ($1 \le n \le 7$). The derived signal can be from the T0/T4 DPLL and T0/T4 APLL outputs, as selected by the corresponding OUTn_PATH_SEL[3:0] bits ($1 \le n \le 7$). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 24 for the output frequency. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the output frequency.

The output on OUT8 is derived from T0 or T4 DPLL 77.76 MHz path, as selected by the OUT8_PATH_SEL bit. After being divided automatically, the output is of 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz, as selected by the 400HZ_SEL bit. Its duty cycle is 50:50 or 5:8, as determined by the AMI_OUT_DUTY bit.

The output on OUT9 is derived from T0 or T4 DPLL 16E1/16T1 path, as selected by the OUT9_PATH_SEL bit. After being divided automatically, the output is of 2.048 MHz or 1.544 MHz, as selected by the IN_SONET_SDH bit.

The outputs on OUT8 and OUT9 can be enabled or disabled, or may be affected by the status of the T4 input clock. It is determined by the OUT8_EN / OUT9_EN and T4_INPUT_FAIL 1 / T4_INPUT_FAIL 2 bits. Refer to Table 26.

The outputs on OUT1 to OUT7 and OUT9 can be inverted, as determined by the corresponding OUTn_INV bit ($1 \le n \le 7$ or n = 9).

The outputs on OUT622 and OUT155 are derived from the T0 APLL output. After internal automatic process, a 622.08 MHz and 155.52 MHz differential signal are output respectively.

All the output clocks derived from T0/T4 selected input clock are aligned with the T0/T4 selected input clock respectively every 125 μs period.

Table 24: Outputs on OUT1 ~ OUT7 if Derived from T0/T4 DPLL Outputs

OUTn_DIVIDER[3:0]		outputs on OUT1 ~ OUT7 if derived from T0/T4 DPLL outputs ²								
(Output Divider) ¹	77.76 MHz	12E1	16E1	24T1	16T1	E3	Т3	GSM (26 MHz)	OBSAI (30.72 MHz)	GPS (40 MHz)
0000				(Dutput is disab	led (output low	<i>י</i>).			
0001										
0010		12E1	16E1	24T1	16T1	E3	Т3			
0011		6E1	8E1	12T1	8T1			13 MHz	15.36 MHz	20
0100		3E1	4E1	6T1	4T1					10
0101		2E1		4T1						
0110			2E1	3T1	2T1					5
0111		E1		2T1						
1000			E1		T1					
1001				T1						
1010	64 kHz									
1011	8 kHz									
1100	2 kHz									
1101	400 Hz									
1110	1Hz									
1111	Output is disabled (output high).									
Note: 1. 1 ≤ n ≤ 7. Each output i 2. E1 = 2.048 MHz, T1 = 1	s assigned a frec .544 MHz, E3 = 3	quency divider. 34.368 MHz, T	3 = 44.736 MHz	. The blank cell	means the confi	iguration is reser	ved.			

Table 25: Outputs on OUT1 ~ OUT7 if Derived from T0/T4 APLL

OUTn_DIVIDER[3:0]	outputs on OUT1 ~ OUT7 if derived from T0/T4 APLL output ²									
(a. (a.) 1	77.76 MHz X 4	12E1 X 4	16E1 X 4	24T1 X 4	16T1 X 4	E3	Т3	GSM (26 MHz X 2)	OBSAI (30.72 MHz X 10)	GPS (40 MHz)
0000				I	Output is disa	bled (outpu	ut low).		II	
0001	622.08 MHz ³									
0010	311.04 MHz ³	48E1	64E1	96T1	64T1	E3	Т3	52 MHz		
0011	155.52 MHz	24E1	32E1	48T1	32T1			26 MHz	153.6 MHz	20 MHz
0100	77.76 MHz	12E1	16E1	24T1	16T1			13 MHz	76.8 MHz	10 MHz
0101	51.84 MHz	8E1		16T1						
0110	38.88 MHz	6E1	8E1	12T1	8T1				38.4 MHz	5 MHz
0111	25.92 MHz	4E1		8T1						
1000	19.44 MHz	3E1	4E1	6T1	4T1					
1001		2E1		4T1					61.44 MHz ⁴	
1010			2E1	3T1	2T1				30.72 MHz ⁴	
1011	6.48 MHz	E1		2T1					15.36 MHz ⁴	
1100			E1		T1				7.68 MHz ⁴	
1101				T1					3.84 MHz ⁴	
1110										
1111	I			1	Output is disa	bled (outpu	t high).	I	II	

2. In the APLL, the selected T0/T4 DPLL output may be multiplied. E1 = 2.048 MHz, T1 = 1.544 MHz, E3 = 34.368 MHz, T3 = 44.736 MHz. The blank cell means the configuration is reserved.

3. The 622.08 MHz and 311.04 MHz differential signals are only output on OUT6 and OUT7.

4. The 61.44 MHz, 30.72 MHz, 15.36 MHz, 7.68 MHz and 3.84 MHz outputs are only derived from T0 APLL.

Table 26: Outputs on OUT8 & OUT9

OUT8_EN / OUT9_EN	T4_INPUT_FAIL ¹ /T4_INPUT_FAIL ²	Outputs on OUT8 & OUT9
0	don't-care	Output is disabled (output low).
	0	Output is enabled.
1	1	Output is enabled when the T4 selected input clock does not fail. Output is disabled (output low) when the T4 selected input clock fails.

3.13.2 FRAME SYNC OUTPUT SIGNALS

An 8 kHz and a 2 kHz frame sync signals are output on the FRSYNC_8K and MFRSYNC_2K pins if enabled by the 8K_EN and 2K_EN bits respectively. They are CMOS outputs.

The two frame sync signals are derived from the T0 APLL output and are aligned with the output clock. They can be synchronized to one of the three frame sync input signals.

One of the three frame sync input signals is selected, as determined by the SYNC_BYPASS bit and the T0 selected input clock, as shown in Table 27:

SYNC_BYPASS	T0 Selected Input Clock	Selected Frame Sync Input Signal
0	don't-care	EX_SYNC1
	any of IN1 ~ IN3, IN5, IN7, IN8, IN10 ~ IN14	EX_SYNC1
1	IN4 or IN6	EX_SYNC2
	IN9	EX_SYNC3
	none	none

Table 27: Frame Sync Input Signal Selection

If the selected frame sync input signal with respect to the T0 selected input clock is above a limit set by the SYNC_MON_LIMT[2:0] bits, an external sync alarm will be raised and the selected frame sync input signal is disabled to synchronize the frame sync output signals. The external sync alarm is cleared once the selected frame sync input signal with

Table 28: Synchronization Control

respect to the T0 selected input clock is within the limit. If it is within the limit, whether the selected frame sync input signal is enabled to synchronize the frame sync output signal is determined by the SYNC_BYPASS bit, the AUTO_EXT_SYNC_EN bit and the EXT_SYNC_EN bit. Refer to Table 28 for details.

When the selected frame sync input signal is enabled to synchronize the frame sync output signal, it should be adjusted to align itself with the T0 selected input clock. Nominally, the falling edge of the selected frame sync input signal is aligned with the rising edge of the T0 selected input clock. The selected frame sync input signal may be 0.5 UI early/late or 1 UI late due to the circuit and board wiring delays. Setting the sampling of the selected frame sync input signal by the SYNC_PHn[1:0] bits (n = 1, 2 or 3 corresponding to EX_SYNC1, EX_SYNC2 or EX_SYCN3 respectively) will compensate this early/late. Refer to Figure 9 to Figure 12.

The EX_SYNC_ALARM_MON bit indicates whether the selected frame sync input signal is in external sync alarm status. The external sync alarm is indicated by the EX_SYNC_ALARM ¹ bit. If the EX_SYNC_ALARM ² bit is '1', the occurrence of the external sync alarm will trigger an interrupt.

The 8 kHz and the 2 kHz frame sync output signals can be inverted by setting the 8K_INV and 2K_INV bits respectively. The frame sync outputs can be 50:50 duty cycle or pulsed, as determined by the 8K_PUL and 2K_PUL bits respectively. When they are pulsed, the pulse width is defined by the period of OUT3; and they are pulsed on the position of the falling or rising edge of the standard 50:50 duty cycle, as selected by the 2K_8K_PUL_POSITION bit.

SYNC_BYPASS	AUTO_EXT_SYNC_EN	EXT_SYNC_EN	Synchronization
	don't-care	0	Disabled
0	0	1	Enabled
	1	1	Enabled if the T0 selected input clock is IN11; otherwise, disabled.
1	don't-care		Enabled







Figure 10. 0.5 UI Early Frame Sync Input Signal Timing







Figure 11. 0.5 UI Late Frame Sync Input Signal Timing





Bit	Register	Address (Hex)	
OUT6_PECL_LVDS	DIFFERENTIAL IN OUT OSCI CNFG	0A	
OUT7_PECL_LVDS	DIFFERENTIAL_IN_OUT_OSCI_CINFG	UA	
OUTn_PATH_SEL[3:0] $(1 \le n \le 7)$	OUT1 FREQ CNFG~OUT7 FREQ CNFG	6B ~ 71	
OUTn_DIVIDER[3:0] $(1 \le n \le 7)$			
OUT8_PATH_SEL			
400HZ_SEL			
AMI_OUT_DUTY	OUT8_FREQ_CNFG	72	
T4_INPUT_FAIL ¹			
OUT8_EN			
OUT9_PATH_SEL			
OUT9_EN	OUT9_FREQ_CNFG	73	
T4_INPUT_FAIL ²			
IN_SONET_SDH			
AUTO_EXT_SYNC_EN	INPUT_MODE_CNFG	09	
EXT_SYNC_EN			
OUTn_INV $(1 \le n \le 7 \text{ or } n = 9)$	OUT9_FREQ_CNFG, OUT8_FREQ_CNFG	73, 72	
8K_EN			
2K_EN			
8K_INV			
2K_INV	FR_MFR_SYNC_CNFG	74	
8K_PUL			
2K_PUL			
2K_8K_PUL_POSITION			
SYNC_BYPASS	SYNC_MONITOR_CNFG	7C	
SYNC_MON_LIMT[2:0]			
SYNC_PHn[1:0] (n = 1, 2 or 3)	SYNC_PHASE_CNFG	7D	
EX_SYNC_ALARM_MON	OPERATING_STS	52	
EX_SYNC_ALARM ¹	INTERRUPTS3_STS	0F	
EX_SYNC_ALARM ²	INTERRUPTS3_ENABLE_CNFG	12	
	•	•	

3.14 MASTER / SLAVE CONFIGURATION

Master / Slave configuration is only supported by the T0 path of the device.

Two devices should be used together in order to:

- · Enable system protection against single chip failure;
- Guarantee no service interrupt during system maintenance, such as software or hardware upgrade.

Of the two devices, one is configured as the Master and the other is configured as the Slave. The configuration is made by the MS/\overline{SL} pin and the MS_SL_CTRL bit (b0, 13H), as shown in Table 30:

Table 30: Device Master / Slave Control

Master /	Slave Control	Result
MS/SL pin	MS_SL_CTRL Bit	Result
High	0	Master
Tiigit	1	Slave
Low	0	Slave
LOW	1	Master

In this application, all the output clocks derived from the T0 selected input clock and the frame sync output signals from the two devices are at the same frequency offset and phase. Refer to Chapter 3.13.2 Frame SYNC Output Signals for details.

The difference between the Master and the Slave is: in the Master, the IN11 should not be selected by the T0 DPLL; in the Slave, the following functions are automatically forced:

- The T0 selected input clock is IN11;
- T0 PBO is disabled;
- T0 DPLL operates at the acquisition bandwidth and damping factor;
- EX_SYNC1 is used for synchronization;
- · T0 DPLL operates in Locked mode.

In the Slave, the corresponding registers of the above forced functions can still be configured, but their configuration does not take any effect. The frequency of the T0 selected input clock IN11 is recommended to be 6.48 MHz.



Figure 13. Physical Connection Between Two Devices



3.15 INTERRUPT SUMMARY

The interrupt sources of the device are as follows:

- OSCI fail
- · AMI violation
- LOS
- T4 DPLL locking status change
- · Input clocks for T0 path validity change
- · T0 selected input clock fail
- Input clocks for T4 path change to be no qualified input clock available
- T0 DPLL operating mode switch
- External sync alarm

All of the above interrupt events are indicated by the corresponding interrupt status bit. If the corresponding interrupt enable bit is set, any of the interrupts can be reported by the INT_REQ pin. The output characteristics on the INT_REQ pin are determined by the HZ_EN bit and the INT_POL bit.

Interrupt events are cleared by writing a '1' to the corresponding interrupt status bit. The INT_REQ pin will be inactive only when all the pending enabled interrupts are cleared.

In addition, the interrupt of T0 selected input clock fail can be reported by the TDO pin, as determined by the LOS_FLAG_TO_TDO bit.

Table 31: Related Bit / Register in Chapter 3.15

Bit	Register	Address (Hex)
HZ_EN	INTERRUPT CNFG	0C
INT_POL		00
LOS_FLAG_TO_TDO	MON_SW_PBO_CNFG	0B

3.16 T0 AND T4 SUMMARY

The main features supported by the T0 path are as follows:

- · Phase lock alarm;
- · Forced or Automatic input clock selection/switch;
- 3 primary and 3 secondary, temporary DPLL operating modes, switched automatically or under external control;
- Automatic switch between starting, acquisition and locked bandwidths/damping factors;
- Programmable DPLL bandwidths from 0.5 mHz to 560 Hz in 19 steps;
- Programmable damping factors: 1.2, 2.5, 5, 10 and 20;
- Fast loss, coarse phase loss, fine phase loss and hard limit exceeding monitoring;
- Output phase and frequency offset limited;
- Automatic Instantaneous, Automatic Slow Averaged, Automatic Fast Averaged or Manual holdover frequency offset acquiring;
- PBO to minimize output phase transients;
- · Programmable output phase offset;
- · Low jitter multiple clock outputs with programmable polarity;
- Low jitter 2 kHz and 8 kHz frame sync signal outputs with programmable pulse width and polarity;
- Master / Slave application to enable system protection against single device failure.

The main features supported by the T4 path are as follows:

- · Forced or Automatic input clock selection/switch;
- Locking to T0 DPLL output;
- 3 DPLL operating modes, switched automatically or under external control;
- Programmable DPLL bandwidth: 18 Hz, 35 Hz, 70 Hz and 560 Hz;
- Programmable damping factor: 1.2, 2.5, 5, 10 and 20;
- Fast loss, coarse phase loss, fine phase loss and hard limit exceeding monitoring;
- Output phase and frequency offset limited;
- · Automatic Instantaneous holdover frequency offset;
- · Low jitter multiple clock outputs with programmable polarity.

3.17 POWER SUPPLY FILTERING TECHNIQUES



Figure 14. IDT82V3288 Power Decoupling Scheme

To achieve optimum jitter performance, power supply filtering is required to minimize supply noise modulation of the output clocks. The common sources of power supply noise are switch power supplies and the high switching noise from the outputs to the internal PLL. The 82V3288 provides separate VDDA power pins for the internal analog PLL, VDD_DIFF, VDD_155 and VDD_622 for the high-speed output driver circuits and VDDD and VDD_AMI pins for the core logic as well as I/O driver circuits.

To minimize switching power supply noise generated by the switching regulator, the power supply output should be filtering with sufficient bulk capacity to minimize ripple and 0.1 μ F (0402 case size, ceramic) capacitors to filter out the switching transients.

For the 82V3288, the decoupling for VDDA, VDD_DIFF, VDD_155, VDD_622, VDD_AMI and VDDD are handled individually. VDDA, VDD_DIFF, VDD_155, VDD_622, VDD_AMI and VDDD should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. Figure 14 illustrated how bypass capacitor and ferrite bead should be connected to power pins.

The analog and high-speed output driver circuits power supply VDDA, VDD_DIFF, VDD_155 and VDD_622 should have low impedance. This can be achieved by using one 10 uF (1210 case size, ceramic) and at least sixteen 0.1 uF (0402 case size, ceramic) capacitors in parallel. The 0.1 uF (0402 case size, ceramic) capacitors must be placed right next to the VDDA, VDD_DIFF, VDD_155 and VDD_622 pins as close as possible. Note that the 10 uF capacitor must be of 1210 case size, and it must be ceramic for lowest ESR (Effective Series Resistance) possible. The 0.1 uF should be of case size 0402, this offers the lowest ESL (Effective Series Inductance) to achieve low impedance towards the high speed range.

For VDDD and VDD_AMI, at least twenty-seven 0.1 uF (0402 case size, ceramic) and one 10 uF (1210 case size, ceramic) capacitors are recommended. The 0.1 uF capacitors should be placed as close to the VDDD and VDD_AMI pins as possible.

Please refer to evaluation board schematic for details.

4 **TYPICAL APPLICATION**

The device supports two applications: Master / Slave application and Line Card application, as determined by the BOS_MODE0 pin:

- high Master / Slave application;
- low Line Card application.

The application of the device is shown in Figure 15:



Figure 15. Typical Application

4.1 MASTER / SLAVE APPLICATION

Master / Slave application is only supported by the T0 path of the device.

In Master / Slave application, two devices should be used together. Of the two devices, one is configured as the Master and the other is configured as the Slave. Refer to Chapter 3.14 Master / Slave Configuration for details.

4.2 LINE CARD APPLICATION

In Line Card application, the following functions are forced automatically:

 Some input ports and output ports are disabled, including IN1, IN2, IN7, IN8, IN10, IN11, IN12, IN13 and IN14 and OUT1, OUT2, OUT4, OUT5, OUT6, OUT8, OUT9, OUT155 and OUT622; in this case, all the disabled input port pins should be connected to ground; the output is don't-care if the output port is disabled;

• T0 DPLL bandwidth (whether starting, acquisition or locked) ranges from 0.1 Hz to 560 Hz.

The corresponding registers of the above forced functions can still be configured, but their configuration does not take any effect.

5 MICROPROCESSOR INTERFACE

The microprocessor interface provides access to read and write the registers in the device. The microprocessor interface supports the following five modes:

- EPROM mode;
- · Multiplexed mode;
- · Intel mode;
- Motorola mode;
- Serial mode.

The microprocessor interface mode is selected by the MPU_SEL_CNFG[2:0] bits (b2~0, 7FH). The interface pins in different interface modes are listed in Table 32:

Table 32: Microprocessor Interface

MPU_SEL_CNFG[2:0] bits	Microprocessor Interface Mode	Interface Pins
001	ERPOM	CS, A[6:0], AD[7:0]
010	Multiplexed	CS, ALE, WR, RD, AD[7:0], RDY
011	Intel	CS, WR, RD, A[6:0], AD[7:0], RDY
100	Motorola	CS, WR, A[6:0], AD[7:0], RDY
101	Serial	CS, SCLK, SDI, SDO, CLKE

5.1 EPROM MODE

In this mode, the device is used with an EPROM. The configuration data will be automatically read from the EPROM after the device is powered on.



Figure 16. EPROM Access Timing Diagram

Table 33: Access Timing Characteristics in EPROM Mode

Symbol	Parameter	Min	Тур	Мах	Unit
t _{acc}	CS to valid data delay time			920	ns

5.2 MULTIPLEXED MODE

CENESAS

IDT82V3288



Figure 17. Multiplexed Read Timing Diagram

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid address to ALE falling edge setup time	2			ns
t _{su2}	Valid \overline{CS} to Valid \overline{RD} setup time	0			ns
t _{d1}	Valid RD to valid data delay time			3.5T + 10	ns
t _{d2}	Valid \overline{CS} to valid RDY delay time		13		ns
t _{d4}	RD rising edge to AD[7:0] high impedance delay time		10		ns
t _{d5}	RD rising edge to RDY low delay time		13		ns
t _{d6}	CS rising edge to RDY release delay time		13		ns
t _{pw1}	Valid RD pulse width low	4.5T + 10 *			ns
t _{pw2}	Valid RDY pulse width low	4.5T + 10			ns
t _{pw3}	Valid ALE pulse width high	2			ns
t _{h1}	Valid address after ALE falling edge hold time	3			ns
t _{h2}	Valid $\overline{\text{CS}}$ after $\overline{\text{RD}}$ rising edge hold time	0			ns
t _{h3}	Valid RD after RDY rising edge hold time	0			ns
t _T	Time between ALE falling edge and RD falling edge	0			ns
t _{TI}	Time between consecutive Read-Read or Read-Write accesses (RD rising edge to ALE rising edge)	>T			ns

Microprocessor Interface



Figure 18. Multiplexed Write Timing Diagram

Table 35: Write 1	Timing Characteristics	in Multiplexed Mode
-------------------	------------------------	---------------------

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid address to ALE falling edge setup time	2			ns
t _{su2}	Valid CS to valid WR setup time	0			ns
t _{su3}	Valid data to WR rising edge setup time	3			ns
t _{d2}	Valid CS to valid RDY delay time		13		ns
t _{d5}	WR rising edge to RDY low delay time		13		ns
t _{d6}	CS rising edge to RDY release delay time		13		ns
t _{pw1}	Valid WR pulse width low	1.5T + 10			ns
t _{pw2}	Valid RDY pulse width low	1.5T + 10			ns
t _{pw3}	Valid ALE pulse width high	2			ns
t _{h1}	Valid address after ALE falling edge hold time	3			ns
t _{h2}	Valid $\overline{\text{CS}}$ after $\overline{\text{WR}}$ rising edge hold time	0			ns
t _{h3}	Valid \overline{WR} after RDY rising edge hold time	0			ns
t _{h4}	Valid data after WR rising edge hold time	9			ns
t _T	Time between ALE falling edge and \overline{WR} falling edge	0			ns
t _{TI}	Time between consecutive Write-Read or Write-Write accesses (WR rising edge to ALE rising edge)	>7T			ns

5.3 INTEL MODE

ENESAS

IDT82V3288



Figure 19. Intel Read Timing Diagram

Table 36: Read Timing Characteristics in Intel Mode

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid address to valid CS setup time	0			ns
t _{su2}	Valid \overline{CS} to valid \overline{RD} setup time	0			ns
t _{d1}	Valid RD to valid data delay time			3.5T + 10	ns
t _{d2}	Valid \overline{CS} to valid RDY delay time		13		ns
t _{d4}	RD rising edge to AD[7:0] high impedance delay time		10		ns
t _{d5}	RD rising edge to RDY low delay time		13		ns
t _{d6}	CS rising edge to RDY release delay time		13		ns
t _{pw1}	Valid RD pulse width low	4.5T + 10 *			ns
t _{pw2}	Valid RDY pulse width low	4.5T + 10			ns
t _{h1}	Valid address after RD rising edge hold time	0			ns
t _{h2}	Valid \overline{CS} after \overline{RD} rising edge hold time	0			ns
t _{h3}	Valid RD after RDY rising edge hold time	0			ns
t _{TI}	Time between consecutive Read-Read or Read-Write accesses (RD rising edge to RD falling edge, or RD rising edge to WR falling edge)	>T			ns







Table 37: Write Timing Characteristics in Intel Mode

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid address to valid $\overline{\text{CS}}$ setup time	0			ns
t _{su2}	Valid \overline{CS} to valid \overline{WR} setup time	0			ns
t _{su3}	Valid data before WR rising edge setup time	3			ns
t _{d2}	Valid CS to valid RDY delay time		13		ns
t _{d5}	WR rising edge to RDY low delay time		13		ns
t _{d6}	CS rising edge to RDY release delay time		13		ns
t _{pw1}	Valid WR pulse width low	1.5T + 10			ns
t _{pw2}	Valid RDY pulse width low	1.5T + 10			ns
t _{h1}	Valid address after WR rising edge hold time	0			ns
t _{h2}	Valid $\overline{\text{CS}}$ after $\overline{\text{WR}}$ rising edge hold time	0			ns
t _{h3}	Valid WR after RDY rising edge hold time	0			ns
t _{h4}	Valid data after WR rising edge hold time	9			ns
t _{TI}	Time between consecutive Write-Read or Write-Write accesses $(\overline{WR} \text{ rising edge to } \overline{WR} \text{ falling edge, or } \overline{WR} \text{ rising edge to } \overline{RD} \text{ falling edge})$	>7T			ns

5.4 MOTOROLA MODE

ENESAS

IDT82V3288



Figure 21. Motorola Read Timing Diagram

Table 38: Read Timing Characteristics in Motorola Mode

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid address to valid CS setup time	0			ns
t _{su2}	Valid \overline{WR} to valid \overline{CS} setup time	0			ns
t _{d1}	Valid \overline{CS} to valid data delay time			3.5T + 10	ns
t _{d2}	Valid \overline{CS} to valid RDY delay time		13		ns
t _{d3}	CS rising edge to AD[7:0] high impedance delay time		10		ns
t _{d4}	CS rising edge to RDY release delay time		13		ns
t _{pw1}	Valid \overline{CS} pulse width low	4.5T + 10 *			ns
t _{pw2}	Valid RDY pulse width high	4.5T + 10			ns
t _{h1}	Valid address after $\overline{\text{CS}}$ rising edge hold time	0			ns
t _{h2}	Valid \overline{WR} after \overline{CS} rising edge hold time	0			ns
t _{h3}	Valid CS after RDY falling edge hold time	0			ns
t _{r1}	RDY release time		3		ns
t _{TI}	Time between consecutive Read-Read or Read-Write accesses $\overline{(CS)}$ rising edge to \overline{CS} falling edge)	> T			ns





Figure 22. Motorola Write Timing Diagram

Table 39: Write Timing Characteristics in Motorola Mode

Symbol	Parameter	Min	Тур	Max	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid address to valid \overline{CS} setup time	0			ns
t _{su2}	Valid WR to valid CS setup time	0			ns
t _{su3}	Valid data before CS rising edge setup time	3			ns
t _{d2}	Valid CS to valid RDY delay time		13		ns
t _{d4}	CS rising edge to RDY release delay time		13		ns
t _{pw1}	Valid CS pulse width low	1.5T + 10			ns
t _{pw2}	Valid RDY pulse width high	1.5T + 10			ns
t _{h1}	Valid address after valid CS rising edge hold time	0			ns
t _{h2}	Valid \overline{WR} after valid \overline{CS} rising edge hold time	0			ns
t _{h3}	Valid CS after RDY falling edge hold time	0			ns
t _{h4}	Valid data after valid CS rising edge hold time	9			ns
t _{r1}	RDY release time		3		ns
t _{TI}	Time between consecutive Write-Write or Write-Read accesses (CS rising edge to CS falling edge)	> 7T			ns

5.5 SERIAL MODE

DT82V3288

272

In a read operation, the active edge of SCLK is selected by CLKE. When CLKE is asserted low, data on SDO will be clocked out on the ris-

ing edge of SCLK. When CLKE is asserted high, data on SDO will be clocked out on the falling edge of SCLK.

In a write operation, data on SDI will be clocked in on the rising edge of SCLK.



Figure 23. Serial Read Timing Diagram (CLKE Asserted Low)



Figure 24. Serial Read Timing Diagram (CLKE Asserted High)

Symbol	Parameter	Min	Тур	Мах	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid SDI to valid SCLK setup time	4			ns
t _{su2}	Valid CS to valid SCLK setup time	14			ns
t _{d1}	Valid SCLK to valid data delay time		10		ns
t _{d2}	CS rising edge to SDO high impedance delay time		10		ns
t _{pw1}	SCLK pulse width low	3.5T + 5			ns
t _{pw2}	SCLK pulse width high	3.5T + 5			ns
t _{h1}	Valid SDI after valid SCLK hold time	6			ns
t _{h2}	Valid \overline{CS} after valid SCLK hold time (CLKE = 0/1)	5			ns
t _{TI}	Time between consecutive Read-Read or Read-Write accesses $(\overline{\text{CS}} \text{ rising edge to } \overline{\text{CS}} \text{ falling edge})$	10			ns



Figure 25. Serial Write Timing Diagram

Table 41: Write Timing Characteristics in Serial Mode

Symbol	Parameter	Min	Тур	Мах	Unit
Т	One cycle time of the master clock		12.86		ns
t _{in}	Delay of input pad		5		ns
t _{out}	Delay of output pad		5		ns
t _{su1}	Valid SDI to valid SCLK setup time	4			ns
t _{su2}	Valid \overline{CS} to valid SCLK setup time	14			ns
t _{pw1}	SCLK pulse width low	3.5T			ns
t _{pw2}	SCLK pulse width high	3.5T			ns
t _{h1}	Valid SDI after valid SCLK hold time	6			ns
t _{h2}	Valid CS after valid SCLK hold time	5			ns
t _{TI}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	10			ns

6 JTAG

This device is compliant with the IEEE 1149.1 Boundary Scan standard except the following:

- The output boundary scan cells do not capture data from the core and the device does not support EXTEST instruction;
- The TRST pin is set low by default and JTAG is disabled in order to be consistent with other manufacturers.

The JTAG interface timing diagram is shown in Figure 26.



Figure 26. JTAG Interface Timing Diagram

Table 42: JTAG Timing Characteristics

Symbol	Parameter	Min	Тур	Мах	Unit
t _{TCK}	TCK period	100			ns
t _S	TMS / TDI to TCK setup time	25			ns
t _H	TCK to TMS / TDI Hold Time	25			ns
t _D	TCK to TDO delay time			50	ns

7 PROGRAMMING INFORMATION

After reset, all the registers are set to their default values. The registers are read or written via the microprocessor interface.

Before any write operation, the value in register PROTECTION_CNFG is recommended to be confirmed to make sure whether the write operation is enabled. The device provides 3 register protection modes:

- Protected mode: no other registers can be written except register PROTECTION_CNFG itself;
- Fully Unprotected mode: all the writable registers can be written;
- Single Unprotected mode: one more register can be written besides register PROTECTION_CNFG. After write operation (not including writing a '1' to clear a bit to '0'), the device automatically switches to Protected mode.

Writing '0' to the registers will take no effect if the registers are cleared by writing '1'.

T0 and T4 paths share some registers, whose addresses are 26H ~ 2CH, 4EH, 4FH, 5AH, 5BH, 62H ~ 64H, 68H and 69H. The names of shared registers are marked with a *. Before register read/write operation, register T4_T0_REG_SEL_CNFG is recommended to be confirmed to make sure whether the register operation is available for T0 or T4 path.

The access of the Multi-word Registers is different from that of the Single-word Registers. Take the registers (04H, 05H and 06H) for an example, the write operation for the Multi-word Registers follows a fixed sequence. The register (04H) is configured first and the register (06H) is configured last. The three registers are configured continuously and should not be interrupted by any operation. The crystal calibration configuration will take effect after all the three registers are configured. During read operation, the register (04H) is read first and the register (06H) is read last. The crystal calibration reading should be continuous and not be interrupted by any operation.

Certain bit locations within the device register map are designated as Reserved. To ensure proper and predictable operation, bits designated as Reserved should not be written by the users. In addition, their value should be masked out from any testing or error detection methods that are implemented.

7.1 REGISTER MAP

Table 43 is the map of all the registers, sorted in an ascending order of their addresses.

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
			Globa	I Control Re	gisters					
00	ID[7:0] - Device ID 1				ID[7:0]				P 67
01	ID[15:8] - Device ID 2				ID[1	5:8]				P 68
	MPU_PIN_STS - MPU_MODE[2:0] Pins Status	-	-	-	-	-	MP	U_PIN_STS	[2:0]	P 68
	NOMINAL_FREQ[7:0]_CNFG - Crys- tal Oscillator Frequency Offset Calibra- tion Configuration 1		NOMINAL_FREQ_VALUE[7:0]					P 68		
05	NOMINAL_FREQ[15:8]_CNFG - Crys- tal Oscillator Frequency Offset Calibra- tion Configuration 2		NOMINAL_FREQ_VALUE[15:8]							P 68
06	NOMINAL_FREQ[23:16]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 3			NO	MINAL_FRE	Q_VALUE[23	:16]			P 69
07	T4_T0_REG_SEL_CNFG - T0 / T4 Registers Selection Configuration	-	-	-	T4_T0_SE L	-	-	-	-	P 69
08	PHASE_ALARM_TIME_OUT_CNFG - Phase Lock Alarm Time-Out Configu- ration	MULTI_FA	CTOR[1:0]			TIME_OUT_	_VALUE[5:0]		·	P 70
09	INPUT_MODE_CNFG - Input Mode Configuration	AUTO_EX T_SYNC_ EN	EXT_SYN C_EN	PH_ALAR M_TIMEO SYNC_FREQ[1:0] IN_SONET MASTER_ REVERTIV UT SUNC_FREQ[1:0] SUNC_FREQ[1:0]<				P 71		
0A	DIFFERENTIAL_IN_OUT_OSCI_CNF G - Differential Input / Output Port & Master Clock Configuration	-	-	-	-	OSCI_SW	OSC_EDG E	OUT7_PE CL_LVDS	OUT6_PE CL_LVDS	P 72

Table 43: Register List and Map

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
0B	MON_SW_PBO_CNFG - Frequency Monitor, Input Clock Selection & PBO Control	FREQ_MO N_CLK	LOS_FLA G_TO_TD O	ULTR_FAS T_SW	EXT_SW	PBO_FRE Z	PBO_EN	-	FREQ_MO N_HARD_ EN	P 73
13	MS_SL_CTRL_CNFG - Master Slave Control	-	-	-	-	-	-	-	MS_SL_C TRL	P 74
7E	PROTECTION_CNFG - Register Pro- tection Mode Configuration				PROTECTIC	N_DATA[7:0]			P 74
7F	MPU_SEL_CNFG - Microprocessor Interface Mode Configuration	-	-	-	-	-	MPU	J_SEL_CNFG	6[2:0]	P 75
		•	Inte	errupt Regis	ters	•				
0C	INTERRUPT_CNFG - Interrupt Config- uration	-	-	-	-	-	-	HZ_EN	INT_POL	P 76
0D	0D INTERRUPTS1_STS - Interrupt Status 1 IN[8:1]							P 76		
0E	INTERRUPTS2_STS - Interrupt Status 2	T0_OPER ATING_MO DE	T0_MAIN_ REF_FAIL ED			-	14:9]			P 77
0F	INTERRUPTS3_STS - Interrupt Status 3	EX_SYNC _ALARM	T4_STS	OSCI_ALA RM	INPUT_TO _T4	AMI2_VIO L	AMI2_LOS	AMI1_VIO L	AMI1_LOS	P 78
10	INTERRUPTS1_ENABLE_CNFG - Interrupt Control 1			IN[8:1]			P 79			
11	INTERRUPTS2_ENABLE_CNFG - Interrupt Control 2	T0_OPER ATING_MO DE	ING_MO REF_FAIL IN[14:9]						P 79	
12	INTERRUPTS3_ENABLE_CNFG - Interrupt Control 3	EX_SYNC _ALARM	T4_STS	RM	INPUT_TO _T4	L	AMI2_LOS	AMI1_VIO L	AMI1_LOS	P 80
		Input Cloc		/ & Priority C	Configuratio	n Registers				
14	IN1_CNFG - Input Clock 1 Configura- tion	-	400HZ_SE L	BUCKET	_SEL[1:0]		IN_FRI	EQ[3:0]		P 81
15	IN2_CNFG - Input Clock 2 Configura- tion	-	400HZ_SE L	BUCKET	_SEL[1:0]		IN_FRI	EQ[3:0]		P 81
16	IN3_CNFG - Input Clock 3 Configura- tion	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRI	EQ[3:0]		P 82
17	IN4_CNFG - Input Clock 4 Configura- tion	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRI	EQ[3:0]		P 83
18	IN5_IN6_HF_DIV_CNFG - Input Clock 5 & 6 High Frequency Divider Configu- ration		IV[1:0]	-	-	-	-	IN5_D	IV[1:0]	P 84
19	IN5_CNFG - Input Clock 5 Configura- tion	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FRI	EQ[3:0]		P 85
1A	IN6_CNFG - Input Clock 6 Configura- tion	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]	IN_FREQ[3:0]				P 86
1B	IN7_CNFG - Input Clock 7 Configura- tion	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]	IN_FREQ[3:0]				P 87
1C	IN8_CNFG - Input Clock 8 Configura- tion	DIRECT_D IV	LOCK_8K	BUCKET	BUCKET_SEL[1:0] IN_FREQ[3:0]				P 88	
1D	IN9_CNFG - Input Clock 9 Configura- DIRECT_D tion IV LOCK_8K BUCKET_SEL[1:0] IN_FREQ[3:0]			P 89						
1E	IN10_CNFG - Input Clock 10 Configu- ration				P 90					

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
1F	IN11_CNFG - Input Clock 11 Configu- ration	IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FR	EQ[3:0]		P 91
20	IN12_CNFG - Input Clock 12 Configu- ration	IV	LOCK_8K	BUCKET	_SEL[1:0]	IN_FREQ[3:0]				P 92
21	IN13_CNFG - Input Clock 13 Configu- ration	IV	LOCK_8K	BUCKET	_SEL[1:0]	IN_FREQ[3:0]				P 93
22	IN14_CNFG - Input Clock 14 Configu- ration	DIRECT_D IV	LOCK_8K	BUCKET	_SEL[1:0]		IN_FR	EQ[3:0]		P 94
23	PRE_DIV_CH_CNFG - DivN Divider Channel Selection	-	-	-	-		PRE_DIV_CI	H_VALUE[3:0]	P 95
24	PRE_DIVN[7:0]_CNFG - DivN Divider Division Factor Configuration 1				PRE_DIVN	_VALUE[7:0]				P 95
25	PRE_DIVN[14:8]_CNFG - DivN Divider Division Factor Configuration 2	-			PRE_	DIVN_VALUI	E[14:8]			P 96
26	IN1_IN2_SEL_PRIORITY_CNFG - Input Clock 1 & 2 Priority Configuration *		IN2_SEL_PF	RIORITY[3:0]		IN1_SEL_PRIORITY[3:0]				P 97
27	IN3_IN4_SEL_PRIORITY_CNFG - Input Clock 3 & 4 Priority Configuration *		IN4_SEL_PRIORITY[3:0] IN3_SEL_PRIORITY[3:0]			IN3_SEL_PRIORITY[3:0]				P 98
28	IN5_IN6_SEL_PRIORITY_CNFG - Input Clock 5 & 6 Priority Configuration *		IN6_SEL_PF	RIORITY[3:0]		IN5_SEL_PRIORITY[3:0]				P 99
29	IN7_IN8_SEL_PRIORITY_CNFG - Input Clock 7 & 8 Priority Configuration *		IN8_SEL_PF	RIORITY[3:0]			IN7_SEL_PI	RIORITY[3:0]		P 100
2A	IN9_IN10_SEL_PRIORITY_CNFG - Input Clock 9 & 10 Priority Configura- tion *		IN10_SEL_P	RIORITY[3:0]		IN9_SEL_PI	RIORITY[3:0]		P 101
2B	IN11_IN12_SEL_PRIORITY_CNFG - Input Clock 11 & 12 Priority Configura- tion *		IN12_SEL_P	RIORITY[3:0]		IN11_SEL_P	RIORITY[3:0]]	P 102
2C	IN13_IN14_SEL_PRIORITY_CNFG - Input Clock 13 & 14 Priority Configura- tion *		IN14_SEL_P	RIORITY[3:0]		IN13_SEL_P	RIORITY[3:0]	P 103
	In	put Clock Q	uality Monite	oring Config	juration & St	atus Regist	ers			
2E	FREQ_MON_FACTOR_CNFG - Fac- tor of Frequency Monitor Configuration	-	-	-	-	l	FREQ_MON	_FACTOR[3:0]	P 104
2F	ALL_FREQ_MON_THRESHOLD_CN FG - Frequency Monitor Threshold for All Input Clocks Configuration	-	-	-	-	ALL_F	REQ_HARD	_THRESHOL	_D[3:0]	P 104
31	UPPER_THRESHOLD_0_CNFG - Upper Threshold for Leaky Bucket Configuration 0			UPPI	ER_THRESH	OLD_0_DAT	A[7:0]			P 105
32	LOWER_THRESHOLD_0_CNFG - Lower Threshold for Leaky Bucket Configuration 0							P 105		
33	BUCKET_SIZE_0_CNFG - Bucket Size for Leaky Bucket Configuration 0			В	UCKET_SIZI	E_0_DATA[7:	:0]			P 105
34	DECAY_RATE_0_CNFG - Decay Rate for Leaky Bucket Configuration 0	-	-	-	-	-	-	DECAY_RA		P 106

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
35	UPPER_THRESHOLD_1_CNFG - Upper Threshold for Leaky Bucket Configuration 1		I	UPPE	ER_THRESH	OLD_1_DAT	A[7:0]	I		P 106
36	LOWER_THRESHOLD_1_CNFG - Lower Threshold for Leaky Bucket Configuration 1			LOW	ER_THRESH	OLD_1_DAT	A[7:0]			P 106
37	BUCKET_SIZE_1_CNFG - Bucket Size for Leaky Bucket Configuration 1			В	UCKET_SIZE	E_1_DATA[7:	0]			P 107
38	DECAY_RATE_1_CNFG - Decay Rate for Leaky Bucket Configuration 1	-	-	-	-	-	-	DECAY_RA		P 107
39	UPPER_THRESHOLD_2_CNFG - Upper Threshold for Leaky Bucket Configuration 2	UPPER_THRESHOLD_2_DATA[7:0]					P 107			
3A	LOWER_THRESHOLD_2_CNFG - Lower Threshold for Leaky Bucket Configuration 2			LOW	ER_THRESH	OLD_2_DAT	A[7:0]			P 108
3B	BUCKET_SIZE_2_CNFG - Bucket Size for Leaky Bucket Configuration 2			В	UCKET_SIZE	E_2_DATA[7:				
3C	DECAY_RATE_2_CNFG - Decay Rate for Leaky Bucket Configuration 2	-	-	-	-	-	-	DECAY_RA		P 108
3D	UPPER_THRESHOLD_3_CNFG - Upper Threshold for Leaky Bucket Configuration 3	upper_threshold_3_data[7:0]						P 109		
3E	LOWER_THRESHOLD_3_CNFG - Lower Threshold for Leaky Bucket Configuration 3	LOWER_THRESHOLD_3_DATA[7:0]							P 109	
3F	BUCKET_SIZE_3_CNFG - Bucket Size for Leaky Bucket Configuration 3			В	UCKET_SIZE	E_3_DATA[7:	0]			P 109
40	DECAY_RATE_3_CNFG - Decay Rate for Leaky Bucket Configuration 3	-	-	-	-	-	-	DECAY_RA		P 110
41	IN_FREQ_READ_CH_CNFG - Input Clock Frequency Read Channel Selection	-	-	-	-		IN_FREQ_R	EAD_CH[3:0]		P 110
42	IN_FREQ_READ_STS - Input Clock Frequency Read Value				IN_FREQ_	VALUE[7:0]				P 111
43	IN1_IN2_STS - Input Clock 1 & 2 Sta- tus	-	IN2_FREQ _HARD_A _LARM	IN2_NO_A CTIVITY_A LARM		-	IN1_FREQ _HARD_A LARM	IN1_NO_A CTIVITY_A LARM	IN1_PH_L OCK_ALA RM	P 111
44	IN3_IN4_STS - Input Clock 3 & 4 Sta- tus	-	IN4_FREQ _HARD_A _LARM	IN4_NO_A CTIVITY_A LARM		-	IN3_FREQ _HARD_A LARM		IN3_PH_L OCK_ALA RM	P 112
45	IN5_IN6_STS - Input Clock 5 & 6 Sta- tus	-	IN6_FREQ _HARD_A LARM	IN6_NO_A CTIVITY_A LARM	OCK_ALA RM	-	IN5_FREQ _HARD_A LARM	IN5_NO_A CTIVITY_A LARM	IN5_PH_L OCK_ALA RM	P 113
46	IN7_IN8_STS - Input Clock 7 & 8 Sta- tus	-	IN8_FREQ _HARD_A LARM	IN8_NO_A CTIVITY_A LARM	RM	-	IN7_FREQ _HARD_A LARM	CTIVITY_A LARM	IN7_PH_L OCK_ALA RM	P 114
47	IN9_IN10_STS - Input Clock 9 & 10 Status	-	IN10_FRE Q_HARD_ ALARM	IN10_NO_ ACTIVITY_ ALARM	IN10_PH_ LOCK_AL ARM	-	IN9_FREQ _HARD_A LARM	IN9_NO_A CTIVITY_A LARM	IN9_PH_L OCK_ALA RM	P 115

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
48	IN11_IN12_STS - Input Clock 11 & 12 Status	-	IN12_FRE Q_HARD_ ALARM	IN12_NO_ ACTIVITY_ ALARM	ARM	-	IN11_FRE Q_HARD_ ALARM	IN11_NO_ ACTIVITY_ ALARM	IN11_PH_L OCK_ALA RM	P 116
49	IN13_IN14_STS - Input Clock 13 & 14 Status	-	IN14_FRE Q_HARD_ ALARM	IN14_NO_ ACTIVITY_ ALARM	IN14_PHA SE_LOCK _ALARM	-	IN13_FRE Q_HARD_ ALARM	IN13_NO_ ACTIVITY_ ALARM	IN13_PHA SE_LOCK _ALARM	P 117
		Т0 /	T4 DPLL Inp	out Clock Se	lection Regi	sters				
4A	INPUT_VALID1_STS - Input Clocks Validity 1				IN[8:1]				P 118
4B	INPUT_VALID2_STS - Input Clocks Validity 2	-	-			IN[1	4:9]			P 118
4C	REMOTE_INPUT_VALID1_CNFG - Input Clocks Validity Configuration 1	IN8_VALID	IN7_VALID	IN6_VALID	IN5_VALID	IN4_VALID	IN3_VALID	IN2_VALID	IN1_VALID	P 118
4D	REMOTE_INPUT_VALID2_CNFG - Input Clocks Validity Configuration 2	-	-	IN14_VALI D	IN13_VALI D	IN12_VALI D	IN11_VALI D	IN10_VALI D	IN9_VALID	P 119
4E	PRIORITY_TABLE1_STS - Priority Status 1 *	HIGHE	ST_PRIORI	TY_VALIDAT	ED[3:0]	CURR	ENTLY_SEL	ECTED_INPI	UT[3:0]	P 119
4F	PRIORITY_TABLE2_STS - Priority Status 2 *	THIRD_HI	GHEST_PRIC	ORITY_VALII	DATED[3:0]	SECOND_H	SECOND_HIGHEST_PRIORITY_VALIDATED[3:0]			P 120
50	T0_INPUT_SEL_CNFG - T0 Selected Input Clock Configuration	-	-	-	-	T0_INPUT_SEL[3:0]				P 120
51	T4_INPUT_SEL_CNFG - T4 Selected Input Clock Configuration	4 Selected - T4_LOCK_ T0_FOR_T T4_TEST_ T4_INPUT_SEL[3:0]							P 121	
		T0 / 1	T4 DPLL Sta	te Machine	Control Reg	isters				
52	OPERATING_STS - DPLL Operating Status	EX_SYNC _ALARM_ MON	T4_DPLL_ LOCK	_	T4_DPLL_ SOFT_FRE Q_ALRAM	T0_DPLL_ LOCK	T0_DPLL_0	OPERATING	_MODE[2:0]	P 122
53	T0_OPERATING_MODE_CNFG - T0 DPLL Operating Mode Configuration	-	-	-	-	-	T0_OPE	RATING_M	DDE[2:0]	P 123
54	T4_OPERATING_MODE_CNFG - T4 DPLL Operating Mode Configuration	-	-	-	-	-	T4_OPE	ERATING_M	DDE[2:0]	P 123
		T0 /	T4 DPLL & A	APLL Config	uration Regi	isters				
55	T0_DPLL_APLL_PATH_CNFG - T0 DPLL & APLL Path Configuration		T0_APLL_	_PATH[3:0]			BSAI_16E1 SEL[1:0]		24T1_E3_T3 L[1:0]	P 124
56	T0_DPLL_START_BW_DAMPING_C NFG - T0 DPLL Start Bandwidth & Damping Factor Configuration	T0_DPLL_	START_DAM	MPING[2:0]		T0_DP	LL_START_E	3W[4:0]		P 125
57	T0_DPLL_ACQ_BW_DAMPING_CNF G - T0 DPLL Acquisition Bandwidth & Damping Factor Configuration	T0_DPLL	_ACQ_DAM	PING[2:0]		T0_DPLL_ACQ_BW[4:0]				P 126
58	T0_DPLL_LOCKED_BW_DAMPING_ CNFG - T0 DPLL Locked Bandwidth & Damping Factor Configuration	T0_DPLL_L	.OCKED_DA	MPING[2:0]		T0_DPLL_LOCKED_BW[4:0]				P 127
59	T0_BW_OVERSHOOT_CNFG - T0 DPLL Bandwidth Overshoot Configu- ration	AUTO_BW _SEL	-	-	-	T0_LIMT	-	-	-	P 128
5A	PHASE_LOSS_COARSE_LIMIT_CNF G - Phase Loss Coarse Detector Limit Configuration *		WIDE_EN	MULTI_PH _APP	MULTI_PH _8K_4K_2 K_EN					P 129

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
5B	PHASE_LOSS_FINE_LIMIT_CNFG - Phase Loss Fine Detector Limit Con- figuration *	FINE_PH_ LOS_LIMT _EN	FAST_LOS _SW	-	-	-	PH_L(DS_FINE_LII	MT[2:0]	P 130
5C	T0_HOLDOVER_MODE_CNFG - T0 DPLL Holdover Mode Configuration	MAN_HOL DOVER	AUTO_AV G	FAST_AVG	READ_AV G		DOVER_M [1:0]	-	-	P 131
5D	T0_HOLDOVER_FREQ[7:0]_CNFG - T0 DPLL Holdover Frequency Config- uration 1			Т	0_HOLDOVE	ER_FREQ[7:	0]			P 131
5E	T0_HOLDOVER_FREQ[15:8]_CNFG - T0 DPLL Holdover Frequency Con- figuration 2			T)_HOLDOVE	R_FREQ[15	:8]			P 132
5F	T0_HOLDOVER_FREQ[23:16]_CNFG - T0 DPLL Holdover Frequency Con- figuration 3		T0_HOLDOVER_FREQ[23:16]						P 132	
60	T4_DPLL_APLL_PATH_CNFG - T4 DPLL & APLL Path Configuration		T4_APLL_	_PATH[3:0]	ATH[3:0] T4_GSM_GPS_16E1_1 T4_12E1_24T1_E3_T3 6T1_SEL[1:0] SEL[1:0]					P 133
61	T4_DPLL_LOCKED_BW_DAMPING_ CNFG - T4 DPLL Locked Bandwidth & Damping Factor Configuration	T4_DPLL_L	_OCKED_DA	MPING[2:0]	-	-	-		LOCKED_B [1:0]	P 134
62	CURRENT_DPLL_FREQ[7:0]_STS - DPLL Current Frequency Status 1 *	CURRENT_DPLL_FREQ[7:0]				_DPLL_FREQ[7:0]			P 134	
63	CURRENT_DPLL_FREQ[15:8]_STS - DPLL Current Frequency Status 2 *	CURRENT_DPLL_FREQ[15:8]						P 134		
64	CURRENT_DPLL_FREQ[23:16]_STS - DPLL Current Frequency Status 3 *			CU	RRENT_DPL	L_FREQ[23	:16]			P 135
65	DPLL_FREQ_SOFT_LIMIT_CNFG - DPLL Soft Limit Configuration	FREQ_LIM T_PH_LOS			DPLL_FF	REQ_SOFT_	LIMT[6:0]			P 135
66	DPLL_FREQ_HARD_LIMIT[7:0]_CNF G - DPLL Hard Limit Configuration 1		1	DF	LL_FREQ_H	IARD_LIMT[7	7:0]			P 135
67	DPLL_FREQ_HARD_LIMIT[15:8]_CN FG - DPLL Hard Limit Configuration 2			DP	LL_FREQ_H	ARD_LIMT[1	5:8]			P 136
68	CURRENT_DPLL_PHASE[7:0]_STS - DPLL Current Phase Status 1 *				CURRENT_F	PH_DATA[7:0]			P 136
69	CURRENT_DPLL_PHASE[15:8]_STS - DPLL Current Phase Status 2 *			(URRENT_P	H_DATA[15:8	8]			P 136
6A	T0_T4_APLL_BW_CNFG - T0 / T4 APLL Bandwidth Configuration	-	-	T0_APLL	_BW[1:0]	-	-	T4_APLI	L_BW[1:0]	P 137
			Output C	onfiguration	Registers		1	1		1
6B	OUT1_FREQ_CNFG - Output Clock 1 Frequency Configuration		OUT1_PAT	H_SEL[3:0]			OUT1_DI\	VIDER[3:0]		P 138
6C	OUT2_FREQ_CNFG - Output Clock 2 Frequency Configuration	2 OUT2_PATH_SEL[3:0] OUT2_DIVIDER[3:0]						P 139		
6D	OUT3_FREQ_CNFG - Output Clock 3 Frequency Configuration	OUT3_PATH_SEL[3:0] OUT3_DIVIDER[3:0]						P 140		
6E	OUT4_FREQ_CNFG - Output Clock 4 Frequency Configuration		OUT4_PAT	"H_SEL[3:0]			OUT4_DI	VIDER[3:0]		P 141
6F	OUT5_FREQ_CNFG - Output Clock 5 Frequency Configuration	k 5 OUT5_PATH_SEL[3:0] OUT5_DIVIDER[3:0]					P 142			
70	OUT6_FREQ_CNFG - Output Clock 6 Frequency Configuration		OUT6_PAT	H_SEL[3:0]			OUT6_DI	VIDER[3:0]		P 143

Address (Hex)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reference Page
71	OUT7_FREQ_CNFG - Output Clock 7 Frequency Configuration		OUT7_PAT	H_SEL[3:0]			OUT7_DI\	/IDER[3:0]		P 144
72	OUT8_FREQ_CNFG - Output Clock 8 Frequency Configuration & Output Clock 6, 7 & 9 Invert Configuration	H_SEL	OUT8_EN	T4_INPUT _FAIL	AMI_OUT_ DUTY	400HZ_SE L	OUT9_INV	OUT7_INV	OUT6_INV	P 145
73	OUT9_FREQ_CNFG - Output Clock 9 Frequency Configuration & Output Clock 1 ~ 5 Invert Configuration		OUT9_EN	T4_INPUT _FAIL	OUT5_INV	OUT4_INV	OUT3_INV	OUT2_INV	OUT1_INV	P 146
	FR_MFR_SYNC_CNFG - Frame Sync IN_2K_4K_ & Multiframe Sync Output Configura- tion IN_2K_4K_ 8K_INV 8K_EN 2K_EN L_POSITI 0N 8K_PUL 2K_INV 2K_PUL						P 147			
		F	BO & Phase	e Offset Con	trol Register	rs				
78	PHASE_MON_PBO_CNFG - Phase Transient Monitor & PBO Configura- tion	IN_NOISE _WINDOW	-	PH_MON_ EN	PH_MON_ PBO_EN		PH_TR_MO	N_LIMT[3:0]		P 148
7A	PHASE_OFFSET[7:0]_CNFG - Phase Offset Configuration 1				PH_OFF	SET[7:0]				P 148
7B	PHASE_OFFSET[9:8]_CNFG - Phase Offset Configuration 2	PH_OFFS ET_EN	-	-	-	PH_OFFSET[9:8]		SET[9:8]	P 149	
		Sy	nchronizati	on Configura	ation Regist	ers				
7C	SYNC_MONITOR_CNFG - Sync Mon- itor Configuration	PASS	SYN	C_MON_LIM	.IMT[2:0]			P 150		
7D	SYNC_PHASE_CNFG - Sync Phase Configuration	-	-	SYNC_I	PH3[1:0]	:0] SYNC_PH2[1:0] SYNC_PH1[1:0]			PH1[1:0]	P 151

7.2 REGISTER DESCRIPTION

7.2.1 GLOBAL CONTROL REGISTERS

ID[7:0] - Device ID 1

Address: 00H Type: Read Default Value: 10	001000									
7	6	5	4	3	2	1	0			
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0			
Bit	Name			Descri	ption					
7 - 0	ID[7:0]	Refer to the description	fer to the description of the ID[15:8] bits (b7~0, 01H).							

RENESAS

ID[15:8] - Device ID 2

Address: 01H Type: Read Default Value: 00	010001										
7	6	5	4	3	2	1	0				
ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8				
Bit	Name			Descri	ption						
7 - 0	ID[15:8]	The value in the ID[15:0]	alue in the ID[15:0] bits are pre-set, representing the identification number for the IDT82V3288.								

MPU_PIN_STS - MPU_MODE[2:0] Pins Status

Address: 02 Type: Read Default Valu											
7	6	5	4	3	2	1	0				
-		•	•	•	MPU_PIN_STS2	MPU_PIN_STS1	MPU_PIN_STS0				
Bit	Name			De	scription						
7 - 3	-	Reserved.									
2 - 0			se bits indicate the value of the MPU_MODE[2:0] pins. default value of these bits is determined by the MPU_MODE[2:0] pins during reset.								

NOMINAL_FREQ[7:0]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 1

	: 04H ead / Write Value: 000000	100									
	7	6	5	4	3	2	1	0			
	/INAL_FRE _VALUE7	NOMINAL_FRE Q_VALUE6	NOMINAL_FRE Q_VALUE5NOMINAL_FRE Q_VALUE4NOMINAL_FRE Q_VALUE3NOMINAL_FRE Q_VALUE2NOMINAL_FRE Q_VALUE1NOMINAL_FRE Q_VALUE1								
Bit	I	Name	Description								
7 - 0	7 - 0 NOMINAL_FREQ_VALUE[7:0] Refer to the description of the NOMINAL_FREQ_VALUE[23:16] bits (b7~0, 06H).										

NOMINAL_FREQ[15:8]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 2

• •	: 05H ead / Write /alue: 000000	00						
	7	6	5	4	3	2	1	0
	/INAL_FRE VALUE15	NOMINAL_FRE Q_VALUE14	NOMINAL_FRE Q_VALUE13	NOMINAL_FRE Q_VALUE12	NOMINAL_FRE Q_VALUE11	NOMINAL_FRE Q_VALUE10	NOMINAL_FRE Q_VALUE9	NOMINAL_FRE Q_VALUE8
Bit	Bit Name Description							
7 - 0	NOMINAL_FREQ_VALUE[15:8] Refer to the description of the NOMINAL_FREQ_VALUE[23:16] bits (b7~0, 06H).							

NOMINAL_FREQ[23:16]_CNFG - Crystal Oscillator Frequency Offset Calibration Configuration 3

Type: R	Address: 06H ⁻ ype: Read / Write Default Value: 00000000											
	7 6		5	4	3	2	1	0				
	NOMINAL_FRE NOMINAL_FF Q_VALUE23 Q_VALUE22		NOMINAL_FRE Q_VALUE21	NOMINAL_FRE Q_VALUE20	NOMINAL_FRE Q_VALUE19	NOMINAL_FRE Q_VALUE18	NOMINAL_FRE Q_VALUE17	NOMINAL_FRE Q_VALUE16				
Bit		Name	Description									
7 - 0	- 0 NOMINAL_FREQ_VALUE[23:0] bits represent a 2's complement signed integer. If the va 0.0000884, the calibration value for the master clock in ppm will be gotten. For example, the frequency offset on OSCI is +3 ppm. Though -3 ppm should be compensated, the calculated as +3 ppm: 3 ÷ 0.0000884 = 33937 (Dec.) = 8490 (Hex); So '008490' should be written into these bits. The calibration range is within ±741 ppm.											

T4_T0_REG_SEL_CNFG - T0 / T4 Registers Selection Configuration

Address: 07H Type: Read / W Default Value: >													
7	6		5	4	3	2	1	0					
•	· ·		•	T4_T0_SEL	•	•	•	·					
Bit	Name												
7 - 5	-	Reserved.											
4	T4_T0_SEL	64H, 68H and	A part of the registers are shared by T0 and T4 paths. These registers are addressed 26H ~ 2CH, 4EH, 4FH, 5AH, 5BH, 62H ~ 64H, 68H and 69H. This bit determines whether the register configuration is available for T0 or T4 path. 0: T0 path (default). 1: T4 path.										
3 - 0	-	Reserved.											

PHASE_ALARM_TIME_OUT_CNFG - Phase Lock Alarm Time-Out Configuration

Address: 08H Type: Read / Wr Default Value: 00													
7	6	5	4	3	2	1	0						
MULTI_FAC R1	TO MULTI_FACTO R0	TIME_OUT_VA LUE5	TIME_OUT_VA LUE4	TIME_OUT_VA LUE3	TIME_OUT_VA LUE2	TIME_OUT_VA LUE1	TIME_OUT_VAL UE0						
Bit	Name			De	scription								
7 - 6	MULTI_FACTOR[1:0]	selected input cl phase lock alarm	01: 4 10: 8										
5 - 0	TIME_OUT_VALUE[5:0]	bits (b7~6, 08H), A phase lock al	a period in seconds arm will be raised	s will be gotten. if the T0 selected in	nput clock is not lo	1: 16 hese bits represent an unsigned integer. If the value in these bits is multiplied by the value in the MULTI_FACTOR[' ts (b7~6, 08H), a period in seconds will be gotten. phase lock alarm will be raised if the T0 selected input clock is not locked in T0 DPLL within this period. If H_ALARM_TIMEOUT bit (b5, 09H) is '1', the phase lock alarm will be cleared after this period (starting from when							

INPUT_MODE_CNFG - Input Mode Configuration

7	6	5	4	3	2	1	0				
AUTO_EX NC_EI		PH_ALARM_TI MEOUT	SYNC_FREQ1	SYNC_FREQ0	IN_SONET_SD H	MASTER_SLAV E	REVERTIVE_M ODE				
Bit	Name	Description									
7	AUTO_EXT_SYNC_EN	This bit is valid only w Refer to the description			s '0'.						
6	EXT_SYNC_EN	This bit is valid only w This bit, together with enabled to synchroniz AUTO_EXT_SYNC don't-care	the AUTO_EXT_S ze the frame sync o	YNC_EN bit (b7, 09) utput signals.	bit (b7, 09H), determines whether the selected frame sync input						
		0	1	Enabled if	Enabled Enabled if the T0 selected input clock is IN11; otherwise, disabled.						
5	PH_ALARM_TIMEOUT	0: The phase lock a 43H~49H). 1: The phase lock a	This bit determines how to clear the phase lock alarm. 0: The phase lock alarm will be cleared when a '1' is written to the corresponding INn_PH_LOCK_ALARM bit (b4 43H~49H). 1: The phase lock alarm will be cleared after a period (= <i>TIME_OUT_VALUE</i> [5:0] (b5~0, 08H) X MULTI_FACTOR[7 (b7~6, 08H) in second) which starts from when the alarm is raised. (default)								
4 - 3	SYNC_FREQ[1:0]		These bits set the frequency of the frame sync signals input on the EX_SYNC1 ~ EX_SYNC3 pins.)0: 8 kHz (default))1: 8 kHz. 0: 4 kHz.								
. •		This bit selects the SDH or SONET network type. D: SDH. The DPLL required clock is 2.048 MHz when the IN_FREQ[3:0] bits (b3~0, 14H~17H & 19H~22H) are '0001'; T0/T4 DPLL output from the 16E1/16T1 path is 16E1; and OUT9 outputs a 2.048 MHz signal if enabled. D: SONET. The DPLL required clock is 1.544 MHz when the IN_FREQ[3:0] bits (b3~0, 14H~17H & 19H~22H) are '0001'; T0/T4 DPLL output from the 16E1/16T1 path is 16T1; and OUT9 outputs a 1.544 MHz signal if enabled. T0/T4 DPLL output from the 16E1/16T1 path is 16T1; and OUT9 outputs a 1.544 MHz signal if enabled. The default value of this bit is determined by the SONET/SDH pin during reset.									
2	IN_SONET_SDH	0: SDH. The DPLL re T0/T4 DPLL output fro 1: SONET. The DPLL T0/T4 DPLL output fro	equired clock is 2.0- om the 16E1/16T1 required clock is 1. om the 16E1/16T1	48 MHz when the IN path is 16E1; and OL 544 MHz when the II path is 16T1; and OL	JT9 outputs a 2.048 N_FREQ[3:0] bits (b3 JT9 outputs a 1.544 I	MHz signal if enable 3∼0, 14H~17H & 19⊢	d. I~22H) are '0001';				
	IN_SONET_SDH MASTER_SLAVE	0: SDH. The DPLL re T0/T4 DPLL output fro 1: SONET. The DPLL T0/T4 DPLL output fro	equired clock is 2.0- om the 16E1/16T1 required clock is 1. om the 16E1/16T1 his bit is determined t indicates the value	48 MHz when the IN path is 16E1; and OU 544 MHz when the II path is 16T1; and OU d by the SONET/SDF e of the MS/SL pin.	JT9 outputs a 2.048 N_FREQ[3:0] bits (b3 JT9 outputs a 1.544 Ī pin during reset.	MHz signal if enable 3∼0, 14H~17H & 19⊢	d. I~22H) are '0001';				

DIFFERENTIAL_IN_OUT_OSCI_CNFG - Differential Input / Output Port & Master Clock Configuration

ddress: 0AH /pe: Read / V efault Value:											
7	6	5	4	3	2	1	0				
-	•	·	-	OSCI_SW	OSC_EDGE	OUT7_PECL_LVDS	OUT6_PECL_LVDS				
Bit	Name		Description								
7 - 4	-	Reserved.	Reserved.								
3	OSCI_SW	0: Replace; and all	This bit determines whether OSCI_MON replaces OSCI to be the master clock when OSCI fails. 0: Replace; and all the outputs are low. 1: Not replace; and the device operates abnormally. (default)								
2	OSC_EDGE		This bit selects a better active edge of the master clock. 0: The rising edge. (default)								
1	OUT7_PECL_LVDS		This bit selects a port technology for OUT7.): LVDS. (default)								
0	OUT6_PECL_LVDS	This bit selects a p 0: LVDS. 1: PECL. (default)	ort technology fo	or OUT6.							
MON_SW_PBO_CNFG - Frequency Monitor, Input Clock Selection & PBO Control

Address: 0BH Type: Read / Default Value	Write									
7	6	5	4	3	2	1	0			
FREQ_MO		ULTR_FAST_SW	ULTR_FAST_SW EXT_SW PBO_FREZ PBO_EN - FREQ_MON_ARD_EN							
Bit	Name			Descri	iption					
7	FREQ_MON_CLK	The bit selects a reference clock for input clock frequency monitoring. 0: The output of T0 DPLL. 1: The master clock. (default)								
6	LOS_FLAG_TO_TDO	The bit determines whether the interrupt of T0 selected input clock fail - is reported by the TDO pin. 0: Not reported. TDO pin is used as JTAG test data output which complies with IEEE 1149.1. (default) 1: Reported. TDO pin mimics the state of the T0_MAIN_REF_FAILED bit (b6, 0EH) and does not strictly comply with IEEE 1149.1.								
5	ULTR_FAST_SW	This bit determines whether the T0 selected input clock is valid when missing 2 consecutive clock cycles or more. 0: Valid. (default) 1: Invalid.								
4	EXT_SW	This bit determines the T0 input clock selection. 0: Forced selection or Automatic selection, as controlled by the T0_INPUT_SEL[3:0] bits (b3~0, 50H). 1: External Fast selection. The default value of this bit is determined by the FF_SRCSW pin during reset.								
3	PBO_FREZ	rent phase offset when 0: Not frozen. (default) 1: Frozen. Further PB	n a PBO event is tri) O events are ignore	iggered. ed and the current ph	ase offset is maintai	ined.	'BO is frozen at the cur-			
2	PBO_EN	This bit determines wh mode or Free-Run mo 0: Disabled. 1: Enabled. (default)		oled when the T0 sele	ected input clock sw	itch or the T0 DPL	L exiting from Holdover			
1	-	Reserved.								
0 FREQ_MON_HARD_EN 0: Disabled. 0: Disabled.										

MS_SL_CTRL_CNFG - Master Slave Control

	XXXXXX0						
7	6	5	4	3	2	1	0
•	· ·	•	· .	-	•	-	MS_SL_CTF
	1	[
Bit	Name			Descri	ption		
Bit 7-1	Name -	Reserved.			-		2
		These bits, together wit	h the MS/SL pin, control where the control where		vice is configured as t	he Master or as th	e Slave.
		These bits, together wit			-	he Master or as th	e Slave.
7-1	-	These bits, together wit Maste	er/Slave Control		vice is configured as t	he Master or as th	e Slave.
		These bits, together wit	er/Slave Control MS_SL_CTRL Bit		vice is configured as t Result	he Master or as th	e Slave.
7-1	-	These bits, together wit Maste	er/Slave Control MS_SL_CTRL Bit		vice is configured as t Result Master	he Master or as th	e Slave.

PROTECTION_CNFG - Register Protection Mode Configuration

Address: 7EH Type: Read / W Default Value: ²							
7	6	5	4	3	2	1	0
PROTECTI DATA7		PROTECTION_ DATA5	PROTECTION_ DATA4	PROTECTION_ DATA3	PROTECTION_ DATA2	PROTECTION_ DATA1	PROTECTION_ DATA0
Bit	Name			Des	scription		
7 - 0	PROTECTION_DATA[7:0	00000000 - 10000 10000101: Fully L 10000110: Single	Inprotected mode. A Unprotected mode.	111111: Protected mo All the writable registe	ers can be written. (o can be written besio	default) des this register. Aft	cept this register. er write operation (not

MPU_SEL_CNFG - Microprocessor Interface Mode Configuration

Address: 7FH Type: Read / Wri Default Value: XX							
7	6	5	4	3	2	1	0
·		-	·	·	MPU_SEL_CNFG2	MPU_SEL_CNFG1	MPU_SEL_CNFG0
Bit	Name				Description		
7 - 3	-	Reserved.					
2 - 0	MPU_SEL_CNFG[2:0]	000: Reserve 001: ERPOM 010: Multipley 011: Intel moo 100: Motorola 101: Serial m 110, 111: Res	d. mode. ked mode. de. a mode. ode. served.	essor interface mo s are determined b	ode: by the MPU_MODE[2:0] pir	ns during reset.	



7.2.2 INTERRUPT REGISTERS

INTERRUPT_CNFG - Interrupt Configuration

Type:	ess: 0CH : Read / Wr ult Value: X											
	7		6		5		4	3		2	1	0
E	•		•		-		-	•		-	HZ_EN	INT_POL
	Bit	Name						Des	cription			
	7 - 2	-	R	eserved.								
	1	HZ_EN	0: 1:	: The outpu	t on the INT	_REQ pin	is high/low		ot is active			the interrupt is inactive. state when the interrupt
	0	INT_POL	0:	his bit dete : Active low : Active hig	. (default)	ctive level	on the INT	-REQ pin for an a	active inte	rrupt indicatio	n.	

INTERRUPTS1_STS - Interrupt Status 1

Address: 0DH Type: Read / Wi Default Value: 1							
7	6	5	4	3	2	1	0
IN8	IN7	IN6	IN5	IN4	IN3	IN2	IN1
Bit	Name			Descript	tion		
7 - 0	INn	This bit indicates the vali there is a transition (from 0: Has not changed. 1: Has changed. (default) This bit is cleared by writi	'0' to '1' or from '1' to				

INTERRUPTS2_STS - Interrupt Status 2

ype: Read / Wr Default Value: 00								
7	6	5	4	3	2	1	0	
T0_OPERAT _MODE		IN14	IN13	IN12	IN11	IN10	IN9	
Bit	Name			Desc	ription			
7	T0_OPERATING_MODE	This bit indicate T0_DPLL_OPERATI 0: Has not switched. 1: Has switched. This bit is cleared by	NG_MODE[2:0] bit (default)			i.e., whether	the value	in the
6	T0_MAIN_REF_FAILED	This bit indicates w changes from 'valid' 0: Has not failed. (de 1: Has failed. This bit is cleared by	to 'invalid'; i.e., whe efault)					
5 - 0	INn	This bit indicates the path, i.e., whether th is any one of 14 to 9 0: Has not changed. 1: Has changed. (de This bit is cleared by	ere is a transition (fault)					

INTERRUPTS3_STS - Interrupt Status 3

7	6	5	4	3	2	1	0
EX_SYNC_	ALARM T4_STS	S OSCI_ALARM	INPUT_TO_T4	AMI2_VIOL	AMI2_LOS	AMI1_VIOL	AMI1_LOS
Bit	Name			Descrip	tion		
7	EX_SYNC_ALARM	This bit indicates wheth EX_SYNC_ALARM_MON 0: Has not occurred. 1: Has occurred. (default) This bit is cleared by writi	l bit (b7, 52H).	nc alarm is raised;	i.e., whether there	e is a transition fr	om '0' to '1' on tl
6	T4_STS	This bit indicates the T4 I there is a transition (from 0: Has not changed. 1: Has changed. (default) This bit is cleared by writi	'0' to '1' or from '1'				locked'); i.e., wheth
5	OSCI_ALARM	This bit indicates whether 0: Not fails. (default) 1: Fails. This bit is cleared by writi					
4	INPUT_TO_T4	This bit indicates who HIGHEST_PRIORITY_V4 0: Has not changed. 1: Has changed. (default) This bit is cleared by writi	ALIDATED[3:0] bits			•	
3	AMI2_VIOL	This bit indicates whether 0: Has no AMI violation. (1: Has an AMI violation. This bit is cleared by writi	default)	olation.			
2	AMI2_LOS	This bit indicates whether 0: Has no LOS error. (def 1: Has a LOS error. This bit is cleared by writi	ault)	Dr.			
1	AMI1_VIOL	This bit indicates whether 0: Has no AMI violation. (1: Has an AMI violation. This bit is cleared by writi	default)	plation.			
0	AMI1_LOS	This bit indicates whether 0: Has no LOS error. (def 1: Has a LOS error. This bit is cleared by writi	ault)	or.			

INTERRUPTS1_ENABLE_CNFG - Interrupt Control 1

Address: 10H Type: Read / Wri Default Value: 00							
7	6	5	4	3	2	1	0
IN8	IN7	IN6	IN5	IN4	IN3	IN2	IN1
Bit	Name			Descript	ion		
7 - 0	INn	This bit controls whether 'valid' to 'invalid' or from 'i 0: Disabled. (default) 1: Enabled.					

INTERRUPTS2_ENABLE_CNFG - Interrupt Control 2

Address: 11H Type: Read / Wr Default Value: 00							
7	6	5	4	3	2	1	0
T0_OPERAT _MODE		IN14	IN13	IN12	IN11	IN10	IN9
Bit	Name			Desc	cription		
7	T0_OPERATING_MODE	This bit controls wh switches, i.e., when 0: Disabled. (defaul 1: Enabled.	the T0_OPERATIN			ຊ pin when the T0	DPLL operating mode
6	T0_MAIN_REF_FAILED	This bit controls wh has failed; i.e., whe 0: Disabled. (defaul 1: Enabled.	n the T0_MAIN_RE	•		EQ pin when the T	0 selected input clock
5 - 0	INn		l' to 'invalid' or from).				he input clock validity ~0, 0EH) is '1'. Here n

Address: 12H Type: Read / Wr Default Value: 00								
7	6		5	4	3	2	1	0
EX_SYNC_A	_ARM T4_S	TS	OSCI_ALARM	INPUT_TO_T4	AMI2_VIOL	AMI2_LOS	AMI1_VIOL	AMI1_LOS
Bit	Name				Descrip	otion		
7	EX_SYNC_ALAF	M OCCI	s bit controls whethe urred, i.e., when the l Disabled. (default) Enabled.			ed on the INT_REC	Q pin when an exte	ernal sync alarm has
6	T4_STS	cha 0: D 1: E	nges (from 'locked' to Disabled. (default) Enabled.) 'unlocked' or from	'unlocked' to 'locked	l'), i.e., when the T4 <u>-</u>	STS bit (b6, 0FH) i	
5	OSCI_ALARM	OS0 0: D 1: E	s bit controls whethe CI_ALARM bit (b5, 0I Disabled. (default) Enabled.	FH) is '1'.				
4	INPUT_TO_T4	cha 0: D	s bit controls whethe nge to be unqualified Disabled. (default) Enabled.				pin when all the inp	out clocks for T4 patl
3	AMI2_VIOL	AMI 0: D	s bit controls whether I2_VIOL bit (b3, 0FH) Disabled. (default) Enabled.		bled to be reported o	n the INT_REQ pin v	vhen IN2 has AMI v	iolation, i.e., when the
2	AMI2_LOS	AMI 0: D	s bit controls whether I2_LOS bit (b2, 0FH) Disabled. (default) Enabled.		abled to be reported	on the INT_REQ pir	n when IN2 has LO	S error, i.e., when the
1	AMI1_VIOL	AMI 0: D	s bit controls whether I1_VIOL bit (b1, 0FH) Disabled. (default) Enabled.		bled to be reported o	n the INT_REQ pin v	vhen IN1 has AMI v	iolation, i.e., when the
0	AMI1_LOS	AMI 0: D	s bit controls whether I1_LOS bit (b0, 0FH) Disabled. (default) Enabled.		abled to be reported	on the INT_REQ pir	n when IN1 has LO	S error, i.e., when the

7.2.3 INPUT CLOCK FREQUENCY & PRIORITY CONFIGURATION REGISTERS

IN1_CNFG - Input Clock 1 Configuration

7	6	5	4	3	2	1	0
-	400HZ_SE	L BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Descrip	otion		
7	-	Reserved.					
6	400HZ_SEL	This bit should be set to 0: 64 kHz + 8 kHz. (defau 1: 64 kHz + 8 kHz + 0.4 l	ult)	on IN1:			
5 - 4		These bits select one of 00: Group 0; the address 01: Group 1; the address 10: Group 2; the address 11: Group 3; the address	es of the configuration es of the configuration es of the configuration	on registers are 31H on registers are 35H on registers are 39H	~ 34H. (default) ~ 38H. ~ 3CH.	:	
3 - 0		These bits set the DPLL 0000: 8 kHz. (default) 0001 ~ 1111: Reserved.	required frequency fo	pr IN1:			

IN2_CNFG - Input Clock 2 Configuration

ddress: 15H Type: Read / V Default Value:							
7	6	5	4	3	2	1	0
-	400HZ_SEL	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Descri	ption		
7	-	Reserved.					
6	400HZ_SEL	This bit should be set to 0: 64 kHz + 8 kHz. (def 1: 64 kHz + 8 kHz + 0.4	ault)	ut on IN2:			
5 - 4	BUCKET_SEL[1:0]	These bits select one c 00: Group 0; the addre 01: Group 1; the addre 10: Group 2; the addre 11: Group 3; the addre	sses of the configurat sses of the configurat sses of the configurat	ion registers are 31 ion registers are 35 ion registers are 39	H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	12:	
3 - 0	IN_FREQ[3:0]	These bits set the DPL 0000: 8 kHz. (default) 0001 ~ 1111: Reserved		for IN2:			

IN3_CNFG - Input Clock 3 Configuration

Address: 16H Type: Read / Wi Default Value: 0							
7	6	5	4	3	2	1	0
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Descr	iption		
7	DIRECT_DIV	Refer to the descriptior	of the LOCK_8K bit	(b6, 16H).			
		This bit, together with t IN3:	the DIRECT_DIV bit	(b7, 16H), determin	es whether the DivN	Divider or the Lock	8k Divider is used
		DIRECT_DI	V bit LOCK_8	(bit	Used	Divider	
6	LOCK_8K	0	0		Both bypas	sed (default)	
		0	1		Lock 8	k Divider	
		1	0			Divider	
		1	1		Res	erved	
5 - 4	BUCKET_SEL[1:0]	These bits select one c 00: Group 0; the addre 01: Group 1; the addre 10: Group 2; the addre 11: Group 3; the addre	sses of the configurat sses of the configurat sses of the configurat sses of the configurat	ion registers are 31 ion registers are 35 ion registers are 39 ion registers are 3D	H ~ 34H. (default) H ~ 38H. H ~ 3CH.	3:	
3 - 0	IN_FREQ[3:0]	These bits set the DPL 0000: 8 kHz. (default) 0001: 1.544 MHz (whe 0010: 6.48 MHz. 0011: 19.44 MHz. 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved For IN3, the required fr	n the IN_SONET_SD I.	H bit (b2, 09H) is '1	/		9H bit (b2, 09H) is '0

IN4_CNFG - Input Clock 4 Configuration

Address: 17H Type: Read / Wr Default Value: 0								
7	6		5	4	3	2	1	0
DIRECT_D	IV LOCK_8K	В	UCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name				Descr	iption		
7	DIRECT_DIV	Refer to	the description of	of the LOCK_8K bit (b6, 17H).			
		This bit, IN4:	together with th	e DIRECT_DIV bit (b7, 17H), determin	es whether the DivN	Divider or the Lock	8k Divider is used for
			DIRECT_DIV	bit LOCK_8K	bit	Used	Divider	
6	LOCK_8K		0	0		Both bypas	sed (default)	
			0	1		Lock 8	k Divider	
			1	0		DivN	Divider	
			1	1		Rese	erved	
5 - 4	BUCKET_SEL[1:0]	00: Grou 01: Grou 10: Grou 11: Grou	up 0; the address up 1; the address up 2; the address up 3; the address	ses of the configurations of the configurati	on registers are 31 on registers are 35 on registers are 39 on registers are 3D	H ~ 38H. H ~ 3CH.	4:	
3 - 0	IN_FREQ[3:0]	0000: 8 0001: 1. 0010: 6. 0011: 19 0100: 25 0101: 38 0110 ~ 1 1001: 2 1010: 4 1011 ~ 1	kHz. (default) 544 MHz (when 48 MHz. 5.92 MHz. 5.92 MHz. 8.88 MHz. 1000: Reserved. kHz. kHz. 1111: Reserved.		H bit (b2, 09H) is '1'	') / 2.048 MHz (when n that of the input clo		H bit (b2, 09H) is '0').

IN5_IN6_HF_DIV_CNFG - Input Clock 5 & 6 High Frequency Divider Configuration

ddress: 18H /pe: Read / Wri efault Value: 00							
7	6	5	4	3	2	1	0
IN6_DIV1	IN6_DIV0	·	-	·	•	IN5_DIV1	IN5_DIV0
Bit	Name			Des	scription		
7 - 6	IN6_DIV[1:0]	These bits determin 00: Bypassed. (def 01: Divided by 4. 10: Divided by 5. 11: Reserved.		Divider is used and	what the division fa	ctor is for IN6 frequenc	y division:
5 - 2	-	Reserved.					
1 - 0	IN5_DIV[1:0]	These bits determin 00: Bypassed. (def 01: Divided by 4.		Divider is used and	what the division fac	ctor is for IN5 frequenc	y division:

IN5_CNFG - Input Clock 5 Configuration

Address: 19H Type: Read / W Default Value: 0								
7	6	5	4	3	2	1	0	
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0]
Bit	Name			Descr	iption			
7	DIRECT_DIV	Refer to the description						
		This bit, together with t	he DIRECT_DIV bit	(b7, 19H), determin	es whether the DivN	Divider or the Lock	8k Divider is used	d for
		DIRECT_DI	/ bit LOCK_8	(bit	Used	Divider		
6	LOCK_8K	0	0		Both bypas	ssed (default)		
		0	1		Lock 8	k Divider		
		1	0			Divider		
		1	1		Res	served		
5 - 4	BUCKET_SEL[1:0]	These bits select one o 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	sses of the configura sses of the configura sses of the configura sses of the configura	tion registers are 31 tion registers are 35 tion registers are 39 tion registers are 30	H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	15:		
3 - 0	IN_FREQ[3:0]	These bits set the DPL 0000: 8 kHz. 0001: 1.544 MHz (when 0010: 6.48 MHz. 0011: 19.44 MHz. (defa 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved The required frequency	n the IN_SONET_SD	H bit (b2, 09H) is '1		the IN_SONET_SE	0H bit (b2, 09H) is '	ʻ0').

IN6_CNFG - Input Clock 6 Configuration

Address: 1AH ſype: Read / W Default Value: 0							
7	6	5	4	3	2	1	0
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Descri	iption		
7	DIRECT_DIV	Refer to the description					
		This bit, together with the IN6:	ne DIRECT_DIV bit ((b7, 1AH), determin	es whether the DivN	Divider or the Lock	8k Divider is used t
		DIRECT_DIV	/ bit LOCK_8	(bit	Used	Divider	
6	LOCK_8K	0	0		• ·	sed (default)	
		0	1			k Divider	
		1	0			Divider	
		1	1		Res	erved	
5 - 4	BUCKET_SEL[1:0]	These bits select one of 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	eses of the configurateses of the configurat	ion registers are 31 ion registers are 35 ion registers are 39 ion registers are 3D	H ~ 34H. (default) H ~ 38H. H ~ 3CH.	6:	
3 - 0	IN_FREQ[3:0]	These bits set the DPLI 0000: 8 kHz. 0001: 1.544 MHz (wher 0010: 6.48 MHz. 0011: 19.44 MHz. (defa 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved. For IN6, the required free	uthe IN_SONET_SD	H bit (b2, 09H) is '1'		the IN_SONET_SD	0H bit (b2, 09H) is '0'

IN7_CNFG - Input Clock 7 Configuration

Address: 1BH Type: Read / W Default Value: 0							
7	6	5	4	3	2	1	0
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Descr	iption		
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 1BH).			
		This bit, together with t IN7:	he DIRECT_DIV bit	(b7, 1BH), determir	nes whether the DivN	I Divider or the Lock	K 8k Divider is used for the second s Second second sec
		DIRECT_DI	/ bit LOCK_8	K bit	Used	Divider	
6	LOCK_8K	0	0		Both bypa	ssed (default)	
		0	1		Lock 8	lk Divider	
		1	0		DivN	Divider	
		1	1		Res	served	
5 - 4	BUCKET_SEL[1:0]	These bits select one o 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	sses of the configura sses of the configura sses of the configura	tion registers are 31 tion registers are 35 tion registers are 39	IH ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	17:	
3 - 0	IN_FREQ[3:0]	These bits set the DPLI 0000: 8 kHz. 0001: 1.544 MHz (wher 0010: 6.48 MHz. 0011: 19.44 MHz. (defa 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved. For IN7, the required for	n the IN_SONET_SE	9H bit (b2, 09H) is '1	, , , , , , , , , , , , , , , , , , ,		DH bit (b2, 09H) is '0')

IN8_CNFG - Input Clock 8 Configuration

Address: 1CH Type: Read / Wr Default Value: 0								
7	6	5	4	3	2	1	0	
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ	20
Bit	Name			Descr	ription			
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 1CH).				
		This bit, together with t	he DIRECT_DIV bit	(b7, 1CH), determir	nes whether the DivN	I Divider or the Lock	k 8k Divider is	used for
		DIRECT_DI	/ bit LOCK_8	< bit	Used	Divider		
6	LOCK_8K	0	0		Both bypas	ssed (default)		
		0	1			k Divider		
		1	0			Divider		
		1	1		Res	served		
5 - 4	BUCKET_SEL[1:0]	These bits select one o 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	sses of the configura sses of the configura sses of the configura sses of the configura	tion registers are 31 tion registers are 35 tion registers are 39 tion registers are 30	IH ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	18:		
3 - 0	IN_FREQ[3:0]	These bits set the DPLI 0000: 8 kHz. 0001: 1.544 MHz (wher 0010: 6.48 MHz. 0011: 19.44 MHz. (defa 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved. For IN8, the required for	n the IN_SONET_SD	H bit (b2, 09H) is '1	, , , , , , , , , , , , , , , , , , ,		DH bit (b2, 09H) is '0').

IN9_CNFG - Input Clock 9 Configuration

Address: 1DH Type: Read / Wi	rite						
Default Value: 0							
7	6	5	4	3	2	1	0
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Des	cription		
7	DIRECT_DIV	Refer to the descriptio					
		This bit, together with IN9:	the DIRECT_DIV I	oit (b7, 1DH), detern	nines whether the Div	N Divider or the Loc	k 8k Divider is used for
		DIRECT_D	IV bit LOCK	_8K bit	Use	d Divider	
6	LOCK_8K	0		0	Both bypa	assed (default)	
		0		1		8k Divider	
		1		0		N Divider	
		1		1	Re	eserved	
5 - 4	BUCKET_SEL[1:0]	These bits select one 00: Group 0; the addre 01: Group 1; the addre 10: Group 2; the addre 11: Group 3; the addre	esses of the configuesses of the configuessese	uration registers are uration registers are uration registers are uration registers are	31H ~ 34H. (default) 35H ~ 38H. 39H ~ 3CH.	N9:	
3 - 0		These bits set the DPI 0000: 8 kHz. 0001: 1.544 MHz (whe 0010: 6.48 MHz. 0011: 19.44 MHz. (def 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserve 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved For IN9, the required f	en the IN_SONET_ ault) d.	SDH bit (b2, 09H) is			:DH bit (b2, 09Н) is '0').

IN10_CNFG - Input Clock 10 Configuration

Address: 1EH Type: Read / W Default Value: 0							
7	6	5	4	3	2	1	0
DIRECT_D	IV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Descr	iption		
7	DIRECT_DIV	Refer to the description					
		This bit, together with t IN10:	the DIRECT_DIV bit	(b7, 1EH), determin	ies whether the DivN	I Divider or the Lock	8k Divider is used for
		DIRECT_DI	V bit LOCK_8	< bit	Used	Divider	
6	LOCK_8K	0	0		• •	ssed (default)	
		0	1			Bk Divider	
		1	0			Divider	
		1	1		Res	served	
5 - 4	BUCKET_SEL[1:0]	These bits select one c 00: Group 0; the addre 01: Group 1; the addre 10: Group 2; the addre 11: Group 3; the addre	sses of the configura sses of the configura sses of the configura sses of the configura	tion registers are 31 tion registers are 35 tion registers are 39 tion registers are 30	H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	1 10:	
3 - 0	IN_FREQ[3:0]	These bits set the DPL 0000: 8 kHz. 0001: 1.544 MHz (whe 0010: 6.48 MHz. 0011: 19.44 MHz. (defa 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved For IN10, the required	n the IN_SONET_SE ault) I.	9H bit (b2, 09H) is '1	, , , , , , , , , , , , , , , , , , ,		OH bit (b2, 09H) is '0').

IN11_CNFG - Input Clock 11 Configuration

7	6	5	4	3	2	1	0
DIRECT_[DIV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Desc	ription		
7	DIRECT_DIV	Refer to the description	n of the LOCK_8K t	it (b6, 1FH).			
		This bit, together with IN11: DIRECT_D				I Divider or the Lock	8k Divider is used
6	LOCK_8K	0	0		Both bypa	ssed (default)	
		0	1		Lock 8	3k Divider	
		1	0		DivN	I Divider	
		1	1		Re	served	
5 - 4	BUCKET_SEL[1:0]	These bits select one 00: Group 0; the addr 01: Group 1; the addr 10: Group 2; the addr 11: Group 3; the addr	esses of the configu esses of the configu esses of the configu esses of the configu	ration registers are 3 ration registers are 3 ration registers are 3 ration registers are 3	1H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	NTI.	
3 - 0	IN_FREQ[3:0]	These bits set the DP 0000: 8 kHz. 0001: 1.544 MHz (wh 0010: 6.48 MHz. 0011: 19.44 MHz. 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserve 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserve For IN11, the required The default value of th In Master / Slave app figured as the Slave, 1	en the IN_SONET_S d. frequency should n bese bits depends or ication, when the de	SDH bit (b2, 09H) is ' ot be set higher than n the device applicati vice is configured as	that of the input cloc on as follows:	k.	

IN12_CNFG - Input Clock 12 Configuration

7	6	5	4	3	2	1	0
DIRECT_D	DIV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0
Bit	Name			Desci	ription		
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 20H).			
		This bit, together with t IN12: DIRECT_DI				Divider or the Loci	< 8k Divider is used
0							
6	LOCK_8K	0	0			ssed (default) 8k Divider	
		1	0			Divider	
		1	1			served	
5 - 4	BUCKET_SEL[1:0]	These bits select one o 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	sses of the configura sses of the configura sses of the configura	tion registers are 3 tion registers are 3 tion registers are 3	1H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	112:	
3 - 0	IN_FREQ[3:0]	These bits set the DPL 0000: 8 kHz. 0001: 1.544 MHz (when (default) 0010: 6.48 MHz. 0011: 19.44 MHz. 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved For IN12, the required for	n the IN_SONET_SD	H bit (b2, 09H) is '			DH bit (b2, 09H) is

IN13_CNFG - Input Clock 13 Configuration

7	6	5	4	3	2	1	0			
DIRECT_D	DIV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0			
Bit	Name		Description							
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 21H).						
		This bit, together with t IN13:					< 8k Divider is used			
		DIRECT_DI		K bit		l Divider				
6	LOCK_8K	0	0		• ·	ssed (default)				
		0	1			8k Divider				
			0			I Divider				
		1	1		Re	served				
5 - 4	BUCKET_SEL[1:0]	-	sses of the configura sses of the configura sses of the configura sses of the configura	tion registers are 3 tion registers are 3 tion registers are 3 tion registers are 3	1H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	N13:				
3 - 0	IN_FREQ[3:0]	0000: 8 kHz. 0001: 1.544 MHz (whe (default) 0010: 6.48 MHz. 0011: 19.44 MHz. 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved	01: 1.544 MHz (when the IN_SONET_SDH bit (b2, 09H) is '1') / 2.048 MHz (when the IN_SONET_SDH bit (b2, 09H) is efault) 10: 6.48 MHz. 11: 19.44 MHz. 00: 25.92 MHz. 01: 38.88 MHz. 10 ~ 1000: Reserved. 01: 2 kHz. 10: 4 kHz.							

IN14_CNFG - Input Clock 14 Configuration

-	•	-		<u>^</u>	•		•			
7	6	5 4		3	2	1	0			
DIRECT_D	DIV LOCK_8K	BUCKET_SEL1	BUCKET_SEL0	IN_FREQ3	IN_FREQ2	IN_FREQ1	IN_FREQ0			
Bit	Name		Description							
7	DIRECT_DIV	Refer to the description	of the LOCK_8K bit	(b6, 22H).						
		This bit, together with t IN14:					8k Divider is used			
		DIRECT_DI		K bit		l Divider				
6	LOCK_8K	0			· ,					
		0	1			3k Divider				
		1	0			I Divider				
		I	I		Re	served				
5 - 4	BUCKET_SEL[1:0]	These bits select one o 00: Group 0; the addres 01: Group 1; the addres 10: Group 2; the addres 11: Group 3; the addres	esses of the configura sees of the configura esses of the configura esses of the configura	tion registers are 3 tion registers are 3 tion registers are 3 tion registers are 3	1H ~ 34H. (default) 5H ~ 38H. 9H ~ 3CH.	N 14.				
3 - 0	IN_FREQ[3:0]	These bits set the DPLI 0000: 8 kHz. 0001: 1.544 MHz (when (default) 0010: 6.48 MHz. 0010: 25.92 MHz. 0100: 25.92 MHz. 0101: 38.88 MHz. 0110 ~ 1000: Reserved 1001: 2 kHz. 1010: 4 kHz. 1011 ~ 1111: Reserved. For IN14, the required f	n the IN_SONET_SE	0H bit (b2, 09H) is '1			DH bit (b2, 09H) is			

PRE_DIV_CH_CNFG - DivN Divider Channel Selection

Address: 23H Type: Read / W Default Value: 2									
7	6 5	4 3	2	1	0				
•	PRE_DIV_CH_VALUE3 PRE_DIV_CH_VALUE2 PRE_DIV_CH_VALUE1 PRE_DIV_CH_								
Bit	Name		Descrip	tion					
7 - 4	-	- Reserved.							
3 - 0	PRE_DIV_CH_VALUE[3:0	This register is an indirect addres These bits select an input clock selected input clock. 0000: Reserved. (default) 0001, 0010: Reserved.] 0011: IN3. 0100: IN4. 1101: IN13. 1110: IN14. 1111: Reserved.			25H, 24H) is available for the				

PRE_DIVN[7:0]_CNFG - DivN Divider Division Factor Configuration 1

Address: 24H Type: Read / Wri Default Value: 00							
7	6	5	4	3	2	1	0
PRE_DIVN_\ LUE7	/A PRE_DIVN_VA LUE6	PRE_DIVN_VA LUE5	PRE_DIVN_VA LUE4	PRE_DIVN_VA LUE3	PRE_DIVN_VA LUE2	PRE_DIVN_VA LUE1	PRE_DIVN_VA LUE0
Bit	Name			Desc	cription		
7 - 0	PRE_DIVN_VALUE[7:0]	Refer to the descri	iption of the PRE_DI	VN_VALUE[14:8] bit	s (b6~0, 25H).		

PRE_DIVN[14:8]_CNFG - DivN Divider Division Factor Configuration 2

Address: 25H Type: Read / Wr Default Value: X									
7	6	5	4	3	2	1	0		
•	PRE_DIVN_VAL UE14	PRE_DIVN_VAL UE13	PRE_DIVN_VAL UE12	PRE_DIVN_VAL UE11	PRE_DIVN_VAL UE10	PRE_DIVN_VAL UE9	PRE_DIVN_VAL UE8		
Bit	Name	Description							
7	-	Reserved.							
6 - 0	PRE_DIVN_VALUE[14:8]	clock is selected A value from '0' t reserved. So the The division facto 1. Write the lower	Reserved. If the value in the PRE_DIVN_VALUE[14:0] bits is plus 1, the division factor for an input clock will be gotten. The in- clock is selected by the PRE_DIV_CH_VALUE[3:0] bits (b3~0, 23H). A value from '0' to '4BEF' (Hex) can be written into, corresponding to a division factor from 1 to 19440. The others a reserved. So the DivN Divider only supports an input clock whose frequency is lower than (<) 155.52 MHz. The division factor setting should observe the following order: 1. Write the lower eight bits of the division factor to the PRE_DIVN_VALUE[7:0] bits; 2. Write the higher eight bits of the division factor to the PRE_DIVN_VALUE[14:8] bits.						

IN1_IN2_SEL_PRIORITY_CNFG - Input Clock 1 & 2 Priority Configuration *

Address: 26H Type: Read / Wri Default Value: T0	te) - 00110010 / T4 - 00000	000						
7	6	5	4	3	2	1	0	
IN2_SEL_PRI RITY3	0 IN2_SEL_PRIO RITY2	IN2_SEL_PRIO RITY1	IN2_SEL_PRIO RITY0	IN1_SEL_PRIO RITY3	IN1_SEL_PRIO RITY2	IN1_SEL_PRIO RITY1	IN1_SEL_PRIO RITY0	
Bit	Name			De	escription			
7 - 4	INn_SEL_PRIORITY[3	0000: Disable 0001: Priority 1 0010: Priority 2 0011: Priority 2 0100: Priority 4 0101: Priority 5 0110: Priority 6 0111: Priority 6 1001: Priority 9 1010: Priority 1 1011: Priority 1 1100: Priority 1 1101: Priority 1 1110: Priority 1 1111: Priority 1	0111: Priority 7. 1000: Priority 8. 1001: Priority 9. 1010: Priority 10. 1011: Priority 11. 1100: Priority 12. 1101: Priority 13. 1110: Priority 14.					
3 - 0	INn_SEL_PRIORITY[3	0000: Disable 0001: Priority 1 0010: Priority 2 0011: Priority 3 0100: Priority 4 0101: Priority 5 0110: Priority 6	INn for automatic sel . (T0 default)	responding INn. Her lection. (T4 default)	e n is 1:			

IN3_IN4_SEL_PRIORITY_CNFG - Input Clock 3 & 4 Priority Configuration *

Address: 27H Type: Read / Wri Default Value: T0	te) - 01010100 / T4 - 0000	0000								
7	6	5	4	3	2	1	0			
IN4_SEL_PRI RITY3	0 IN4_SEL_PRIO RITY2	IN4_SEL_PRIC RITY1) IN4_SEL_PRIO RITY0	IN3_SEL_PRIO RITY3	IN3_SEL_PRIO RITY2	IN3_SEL_PRIO RITY1	IN3_SEL_PRIO RITY0			
Bit	Name		Description							
7 - 4	INn_SEL_PRIORI	0000 0001 0010 0110 0110 0110 0110 1000 1001 1010 1011 1100 1101 1110	These bits set the priority of the corresponding INn. Here n is 4. 0000: Disable INn for automatic selection. (T4 default) 0011: Priority 1. 0010: Priority 2. 0011: Priority 3. 0100: Priority 4. 0101: Priority 5. (T0 default) 0110: Priority 6. 0111: Priority 7. 1000: Priority 8. 1001: Priority 8. 1001: Priority 9. 1010: Priority 10. 1011: Priority 11. 1100: Priority 12. 1101: Priority 13. 1110: Priority 14. 1111: Priority 15.							
3 - 0	INn_SEL_PRIORI	0000 0001 0010 0110 0110 0110 0110 1000 1001 1010 1011 1100 1101 1110	e bits set the priority of : Disable INn for auton : Priority 1. : Priority 2. : Priority 3. : Priority 4. (T0 default : Priority 5. : Priority 6. : Priority 6. : Priority 7. : Priority 8. : Priority 8. : Priority 9. : Priority 10. : Priority 11. : Priority 12. : Priority 13. : Priority 14. : Priority 15.	natic selection. (T4 d						

IN5_IN6_SEL_PRIORITY_CNFG - Input Clock 5 & 6 Priority Configuration *

Address: 28H Type: Read / Wri Default Value: T0									
7	6	5	4	3	2	1	0		
IN6_SEL_PR RITY3	IO IN6_SEL_PRIO RITY2	IN6_SEL_PRIO RITY1	IN6_SEL_PRIO RITY0	IN5_SEL_PRIO RITY3	IN5_SEL_PRIO RITY2	IN5_SEL_PRIO RITY1	IN5_SEL_PRIO RITY0		
Bit	Name		Description						
7 - 4	INn_SEL_PRIORITY	0000: Disa 0001: Prio 0010: Prio 0011: Prio 0100: Prio 0101: Prio 0110: Prio 1000: Prio 1001: Prio 1010: Prio 1101: Prio 1101: Prio 1111: Prio	able INn for automation rity 1. rity 2. rity 3. rity 4. rity 5. rity 6. rity 7. (default) rity 8. rity 9. rity 10. rity 11. rity 12. rity 13. rity 14. rity 15.	c selection.					
3 - 0	INn_SEL_PRIORITY	0000: Disa 0001: Prio 0010: Prio 0011: Prio 0100: Prio 0101: Prio 0110: Prio	able INn for automation rity 1. rity 2. rity 3. rity 5. rity 6. (default) rity 7. rity 8. rity 9. rity 10. rity 11. rity 11. rity 12. rity 13. rity 14.	e corresponding INn. c selection.	Here n is 5.				

IN7_IN8_SEL_PRIORITY_CNFG - Input Clock 7 & 8 Priority Configuration *

7	6	5	4	3	2	1	0
IN8_SEL_PR RITY3	IO IN8_SEL_PRIO RITY2	IN8_SEL_PRIO RITY1	IN8_SEL_PRIO RITY0	IN7_SEL_PRIO RITY3	IN7_SEL_PRIO RITY2	IN7_SEL_PRIO RITY1	IN7_SEL_PRIO RITY0
Bit	Name			Des	cription		
7 - 4	INn_SEL_PRIORITY[3:0	0000: Disable IN 0001: Priority 1. 0010: Priority 2. 0011: Priority 3. 0100: Priority 4. 0101: Priority 5. 0110: Priority 6. 0111: Priority 7. 1000: Priority 8. 1001: Priority 9. 1010: Priority 10. 1011: Priority 11. 1100: Priority 12. 1101: Priority 13. 1110: Priority 14. 1111: Priority 15.	n for automatic selec (default)				
3 - 0	INn_SEL_PRIORITY[3:0	0000: Disable IN 0001: Priority 1. 0010: Priority 2. 0011: Priority 3. 0100: Priority 4. 0101: Priority 5. 0110: Priority 6.	n for automatic selec (default)	esponding INn. Here	n is 7.		

IN9_IN10_SEL_PRIORITY_CNFG - Input Clock 9 & 10 Priority Configuration *

Address: 2AH Type: Read / Wri Default Value: 10									
7	6	5	4	3	2	1	0		
IN10_SEL_PF ORITY3	RI IN10_SEL_PRI ORITY2	IN10_SEL_PRI ORITY1	IN10_SEL_PRI ORITY0	IN9_SEL_PRIO RITY3	IN9_SEL_PRIO RITY2	IN9_SEL_PRIO RITY1	IN9_SEL_PRIO RITY0		
Bit	Name		Description						
7 - 4	INn_SEL_PRIORIT	0000: C 0001: F 0010: F 0010: F 0100: F 0101: P 0101: P 0110: P 1000: F 1001: F 1011: P 1100: P 1101: P 1110: P 1111: P	These bits set the priority of the corresponding INn. Here n is 10. 0000: Disable INn for automatic selection. 0001: Priority 1. 0010: Priority 2. 0011: Priority 3. 0100: Priority 4. 0101: Priority 5. 0110: Priority 6. 0111: Priority 7. 1000: Priority 8. 1001: Priority 9. 1010: Priority 10. 1011: Priority 11. (default) 1100: Priority 12. 1101: Priority 13. 1110: Priority 14. 1111: Priority 15.						
3 - 0	INn_SEL_PRIORIT	0000: C 0001: F 0010: F 0010: F 0100: F 0101: P 1000: F 1001: F 1001: F 1010: F 1011: P 1100: P 1101: P 1101: P 1101: P 1101: P	isable INn for autom riority 1. riority 2. riority 3. riority 4. riority 5. riority 6.	the corresponding IN atic selection.	Nn. Here n is 9.				

IN11_IN12_SEL_PRIORITY_CNFG - Input Clock 11 & 12 Priority Configuration *

Default Value: 1	011100 (T0 Master)/11010	001 (T0 Slave) 00	000000 (T4)				
7	6	5	4	3	2	1	0
IN12_SEL_PI ORITY3	RI IN12_SEL_PRI ORITY2	IN12_SEL_PRI ORITY1	IN12_SEL_PRI ORITY0	IN11_SEL_PRI ORITY3	IN11_SEL_PRI ORITY2	IN11_SEL_PRI ORITY1	IN11_SEL_PRI ORITY0
Bit	Name			De	escription		
7 - 4	INn_SEL_PRIORITY[3:0	0000: Disable 0001: Priority 0010: Priority 2 0011: Priority 2 0100: Priority 2 0101: Priority 2 0110: Priority 7 1000: Priority 2 1001: Priority 2 1001: Priority 2 1010: Priority 2 1010: Priority 2 1101: Priority 2 1101: Priority 2 1101: Priority 2 1110: Priority 2 1111: Priority 2 1111: Priority 2	INn for automatic se 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. (TO Master/Slave 14. 5.	default)			
3 - 0	INn_SEL_PRIORITY[3:0	0000: Disable 0001: Priority 0010: Priority 0011: Priority 0100: Priority 0101: Priority 0110: Priority 0111: Priority 1000: Priority 1001: Priority 1011: Priority 1011: Priority	INn for automatic se 1. (T0 Slave default) 2. 3. 4. 5. 5. 7. 8. 9. 10. 11. 12. (T0 Master defau 13. 14.		re n is 11:		

IN13_IN14_SEL_PRIORITY_CNFG - Input Clock 13 & 14 Priority Configuration *

Address: 2CH Type: Read / Wri Default Value: 11	te 111110 (T0) 00000000 (T4)						
7	6	5	4	3	2	1	0
IN14_SEL_PF ORITY3	RI IN14_SEL_PRI I ORITY2	N14_SEL_PRI ORITY1	IN14_SEL_PRI ORITY0	IN13_SEL_PRI ORITY3	IN13_SEL_PRI ORITY2	IN13_SEL_PRI ORITY1	IN13_SEL_PRI ORITY0
Bit	Name			De	escription		
7 - 4	INn_SEL_PRIORITY[3:0	0000: Disable 0001: Priority 0010: Priority 0100: Priority 0100: Priority 0101: Priority 0111: Priority 0111: Priority 1000: Priority 1001: Priority 1010: Priority 1100: Priority 1101: Priority 1101: Priority 1111: Priority	INn for automatic se 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. (T0 default)	orresponding INn. He election. (T4 default)			
3-0	INn_SEL_PRIORITY[3:0	0000: Disable 0001: Priority 0010: Priority 0011: Priority 0100: Priority 0101: Priority 0110: Priority 1000: Priority 1001: Priority 1011: Priority 1011: Priority 1011: Priority 1011: Priority 1101: Priority 1101: Priority	INn for automatic se 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. (T0 default)	orresponding INn. He election. (T4 default)			

7.2.4 INPUT CLOCK QUALITY MONITORING CONFIGURATION & STATUS REGISTERS

7	6	5	4	3	2	1	0	
•	· ·		-	FREQ_MON_F ACTOR3	FREQ_MON_F ACTOR2	FREQ_MON_F ACTOR1	FREQ_MON ACTOR0	
Bit	it Name Description							
7 - 4	-	Reserved.						
3 - 0	FREQ_MON_FACTOR[3:0	clock with resp The factor repr ent application 0000: 0.0032. 0001: 0.0064. 0010: 0.0127. 0011: 0.0257	ect to the master cl esents the accuracy s.	ock in ppm (refer to	LD[3:0] bits (b3~0, 2 the description of the onitor and should be	IN_FREQ_VALUE[7:0] bits (b7~0,	

FREQ_MON_FACTOR_CNFG - Factor of Frequency Monitor Configuration

ALL_FREQ_MON_THRESHOLD_CNFG - Frequency Monitor Threshold for All Input Clocks Configuration

Address: 2FH Type: Read / W Default Value: >							
7	6	5	4	3	2	1	0
•	•	•		ALL_FREQ_HARD_ THRESHOLD3	ALL_FREQ_HARD_ THRESHOLD2	ALL_FREQ_HARD_ THRESHOLD1	ALL_FREQ_HARD_ THRESHOLD0
Bit		Name			Descripti	on	
7 - 4		-	Reserv	ed.			
3 - 0	ALL_FREQ_HA	RD_THRESHOL	D[3:0] follows: Freque FREQ_	:	reshold (ppm) = (A ~0, 2EH)		ppm can be calculated as ESHOLD[3:0] + 1) X

UPPER_THRESHOLD_0_CNFG - Upper Threshold for Leaky Bucket Configuration 0

Address: 31H Type: Read / Default Value	Write	110						
7		6	5	4	3	2	1	0
UPPER_ SHOLD_(A7		UPPER_THRE SHOLD_0_DAT A6	UPPER_THR SHOLD_0_DA A5		UPPER_THRE SHOLD_0_DAT A3	UPPER_THRE SHOLD_0_DAT A2	UPPER_THRE SHOLD_0_DAT A1	UPPER_THRE SHOLD_0_DAT A0
Bit	Bit Name Description							
7 - 0	UPPER	THRESHOLD_0_E		e bits set an upper three events is above this thre			nulator. When the nu	umber of the accumu-

LOWER_THRESHOLD_0_CNFG - Lower Threshold for Leaky Bucket Configuration 0

Address: 32H Type: Read / Default Value	Write	100						
7		6	5	4	3	2	1	0
LOWER_ SHOLD_C A7		LOWER_THRE SHOLD_0_DAT A6	LOWER_THF SHOLD_0_D A5		LOWER_THRE SHOLD_0_DAT A3	LOWER_THRE SHOLD_0_DAT A2	LOWER_THRE SHOLD_0_DAT A1	LOWER_THRE SHOLD_0_DAT A0
Bit		Name				Description		
7 - 0	LOWEF	R_THRESHOLD_0_		se bits set a lower thresh nts is below this threshol		•	ator. When the numb	per of the accumulated

BUCKET_SIZE_0_CNFG - Bucket Size for Leaky Bucket Configuration 0

Address: 33H Type: Read / \ Default Value:		00						
7	_	6	5	4	3	2	1	0
BUCKET_ _0_DAT		BUCKET_SIZE _0_DATA6	BUCKET_SIZE _0_DATA5	BUCKET_SIZE _0_DATA4	BUCKET_SIZE _0_DATA3	BUCKET_SIZE _0_DATA2	BUCKET_SIZE _0_DATA1	BUCKET_SIZE _0_DATA0
Bit		Name			Des	scription		
7 - 0	BUCKE	T_SIZE_0_DATA[7:)] These bits set a the bucket size,	bucket size for the the accumulator will	internal leaky bucke stop increasing eve	t accumulator. If the n if further events an	number of the accu e detected.	mulated events reach

DECAY_RATE_0_CNFG - Decay Rate for Leaky Bucket Configuration 0

Address: 34H Type: Read / W Default Value: 1									
7	6	5	4	3	2	1	0		
	· ·					DECAY_RATE_ 0_DATA1	DECAY_RATE_ 0_DATA0		
Bit	Name			[Description				
7 - 2	-	Reserved.							
1 - 0	DECAY_RATE_0_DATA[1:0]	00: The accumi 01: The accumi 10: The accumi	eserved. These bits set a decay rate for the internal leaky bucket accumulator: The accumulator decreases by 1 in every 128 ms with no event detected. The accumulator decreases by 1 in every 256 ms with no event detected. The accumulator decreases by 1 in every 512 ms with no event detected. The accumulator decreases by 1 in every 512 ms with no event detected.						

UPPER_THRESHOLD_1_CNFG - Upper Threshold for Leaky Bucket Configuration 1

Ţ	ddress: 35H ype: Read / \ efault Value:	Write	10							
	7		6	5		4	3	2	1	0
		HOLD_1_DAT SHOLD_1_DAT SHOLD		UPPER_ SHOLD_ A5	1_DAT	UPPER_THRE SHOLD_1_DAT A4	UPPER_THRE SHOLD_1_DAT A3	UPPER_THRE SHOLD_1_DAT A2	UPPER_THRE SHOLD_1_DAT A1	UPPER_THRE SHOLD_1_DAT A0
F	Bit		Name					Description		
	7 - 0	UPPEF	R_THRESHOLD_1_E		These bits set an upper threshold for the internal leaky bucket accumulator. When the number of the accum lated events is above this threshold, a no-activity alarm is raised.					

LOWER_THRESHOLD_1_CNFG - Lower Threshold for Leaky Bucket Configuration 1

Address: 36 Type: Read / Default Value	Write	100						
7		6	5	4	3	2	1	0
Lower_ Shold_ A7	1_DAT	LOWER_THRE SHOLD_1_DAT A6	LOWER_T SHOLD_1_ A5	 LOWER_THRE SHOLD_1_DAT A4	LOWER_THRE SHOLD_1_DAT A3	LOWER_THRE SHOLD_1_DAT A2	LOWER_THRE SHOLD_1_DAT A1	LOWER_THRE SHOLD_1_DAT A0
Bit		Name				Description		
7 - 0	LOWER_THRESHOLD_1_DATA[7:0				old for the internal le d, the no-activity alar		ator. When the numb	per of the accumulated

BUCKET_SIZE_1_CNFG - Bucket Size for Leaky Bucket Configuration 1

Address: 37H Type: Read / Wi Default Value: 0							
7	6	5	4	3	2	1	0
BUCKET_SI _1_DATA		BUCKET_SIZE _1_DATA5	BUCKET_SIZE _1_DATA4	BUCKET_SIZE _1_DATA3	BUCKET_SIZE _1_DATA2	BUCKET_SIZE _1_DATA1	BUCKET_SIZE _1_DATA0
Bit	Name			D	escription		
7 - 0	BUCKET_SIZE_1_DATA	[7:0] These bits se the bucket siz	t a bucket size for the	e internal leaky buck vill stop increasing e	et accumulator. If the ven if further events	e number of the accu are detected.	umulated events reach

DECAY_RATE_1_CNFG - Decay Rate for Leaky Bucket Configuration 1

Address: 38H Type: Read / W Default Value: >									
7	6	5	4	3	2	1	0		
·	· .	•	•	-	•	DECAY_RATE_ 1_DATA1	DECAY_RATE_ 1_DATA0		
Bit	Name				Description				
7 - 2	-	Reserved.							
1 - 0	DECAY_RATE_1_DATA[1:0]	00: The accum 01: The accum 10: The accum	eserved. hese bits set a decay rate for the internal leaky bucket accumulator:): The accumulator decreases by 1 in every 128 ms with no event detected. 1: The accumulator decreases by 1 in every 256 ms with no event detected. (default) 0: The accumulator decreases by 1 in every 512 ms with no event detected. 1: The accumulator decreases by 1 in every 512 ms with no event detected.						

UPPER_THRESHOLD_2_CNFG - Upper Threshold for Leaky Bucket Configuration 2

Address: 39H Type: Read / V Default Value:		110							
7		6	5		4	3	2	1	0
UPPER_TI SHOLD_2_ A7		UPPER_THRE SHOLD_2_DAT A6	UPPER_ SHOLD_2 A5	2_DAT	UPPER_THRE SHOLD_2_DAT A4	UPPER_THRE SHOLD_2_DAT A3	UPPER_THRE SHOLD_2_DAT A2	UPPER_THRE SHOLD_2_DAT A1	UPPER_THRE SHOLD_2_DAT A0
Bit		Name					Description		
7 - 0	UPPE	R_THRESHOLD_2	_DATA[7:0]	These bits set an upper threshold for the internal leaky bucket accumulator. When the number of the accumulated events is above this threshold, a no-activity alarm is raised.					

LOWER_THRESHOLD_2_CNFG - Lower Threshold for Leaky Bucket Configuration 2

Address: 3AH Type: Read / V Default Value:									
7	6	5	4	3	2	1	0		
LOWER_TI SHOLD_2_ A7		LOWER_THRI SHOLD_2_DA A5		LOWER_THRE SHOLD_2_DAT A3	LOWER_THRE SHOLD_2_DAT A2	LOWER_THRE SHOLD_2_DAT A1	LOWER_THRE SHOLD_2_DAT A0		
Bit	Name		Description						
7 - 0	LOWER_THRESHOLD_		ese bits set a lower thre d events is below this th		•		umber of the accumu-		

BUCKET_SIZE_2_CNFG - Bucket Size for Leaky Bucket Configuration 2

Address: 3BH Type: Read / Write Default Value: 00001000											
7		6	5	4	3	2	1	0			
BUCKET_ _2_DAT		BUCKET_SIZE _2_DATA6	BUCKET_SIZE _2_DATA5	BUCKET_SIZE _2_DATA4	BUCKET_SIZE _2_DATA3	BUCKET_SIZE _2_DATA2	BUCKET_SIZE _2_DATA1	BUCKET_SIZE _2_DATA0			
Bit		Name	Description								
7 - 0	BUCKE	ET_SIZE_2_DATA[7	0] These bits set a the bucket size,	These bits set a bucket size for the internal leaky bucket accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected.							

DECAY_RATE_2_CNFG - Decay Rate for Leaky Bucket Configuration 2

Address: 3CH Type: Read / Write Default Value: XXXXX01											
7	6	5	4	3	2	1	0				
-	· ·	•	•	•	·	DECAY_RATE_ 2_DATA1	DECAY_RATE_ 2_DATA0				
Bit	Name	Description									
7 - 2	-	Reserved.									
1 - 0	DECAY_RATE_2_DATA[1:0]	These bits set a decay rate for the internal leaky bucket accumulator: 00: The accumulator decreases by 1 in every 128 ms with no event detected. 01: The accumulator decreases by 1 in every 256 ms with no event detected. (default) 10: The accumulator decreases by 1 in every 512 ms with no event detected. 11: The accumulator decreases by 1 in every 1024 ms with no event detected.									
UPPER_THRESHOLD_3_CNFG - Upper Threshold for Leaky Bucket Configuration 3

Address: 3DH Type: Read / V Default Value:	Vrite							
7	6	5	4	3	2	1	0	
UPPER_TH SHOLD_3_ A7		UPPER_THRE SHOLD_3_DA A5		UPPER_THRE SHOLD_3_DAT A3	UPPER_THRE SHOLD_3_DAT A2	UPPER_THRE SHOLD_3_DAT A1	UPPER_THRE SHOLD_3_DAT A0	
Bit	Name	Name Description						
7 - 0	UPPER_THRESHOLD_	3_DATA[7:0] The lated	se bits set an upper thre d events is above this th	eshold for the internative internative shold, a no-activit	al leaky bucket accu y alarm is raised.	mulator. When the n	umber of the accumu	

LOWER_THRESHOLD_3_CNFG - Lower Threshold for Leaky Bucket Configuration 3

Address: 3EH Type: Read / Default Value:	Write	00							
7		6	5		4	3	2	1	0
LOWER_ SHOLD_3 A7		LOWER_THRE SHOLD_3_DAT A6	LOWER_T SHOLD_3_ A5		LOWER_THRE SHOLD_3_DAT A4	LOWER_THRE SHOLD_3_DAT A3	LOWER_THRE SHOLD_3_DAT A2	LOWER_THRE SHOLD_3_DAT A1	LOWER_THRE SHOLD_3_DAT A0
Bit	Name Description								
7 - 0	LOWER_THRESHOLD_3_DATA[7:0] These bits set a lower threshold for the internal leaky bucket accumulator. When the number of the accumu lated events is below this threshold, the no-activity alarm is cleared.								

BUCKET_SIZE_3_CNFG - Bucket Size for Leaky Bucket Configuration 3

Address: 3FH Type: Read / W Default Value: 0		000						
7		6	5	4	3	2	1	0
BUCKET_S _3_DATA		BUCKET_SIZE _3_DATA6	BUCKET_SIZE _3_DATA5	BUCKET_SIZE _3_DATA4	BUCKET_SIZE _3_DATA3	BUCKET_SIZE _3_DATA2	BUCKET_SIZE _3_DATA1	BUCKET_SIZE _3_DATA0
Bit		Name			De	escription		
7 - 0	BUCKET_SIZE_3_DATA[7:0] These bits set a bucket size for the internal leaky bucket accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected.							

DECAY_RATE_3_CNFG - Decay Rate for Leaky Bucket Configuration 3

Address: 40H Type: Read / V Default Value:										
7	6	5	4	3	2	1	0			
-	•		-			DECAY_RATE_ 3_DATA1	DECAY_RATE_ 3_DATA0			
Bit	Name			D	Description					
7 - 2	-	Reserved.								
1 - 0	DECAY_RATE_3_DATA[1:(00: The accum 01: The accum 10: The accum	hese bits set a decay rate for the internal leaky bucket accumulator: The accumulator decreases by 1 in every 128 ms with no event detected. The accumulator decreases by 1 in every 256 ms with no event detected. (default) The accumulator decreases by 1 in every 512 ms with no event detected. The accumulator decreases by 1 in every 512 ms with no event detected.							

IN_FREQ_READ_CH_CNFG - Input Clock Frequency Read Channel Selection

Address: 41H Type: Read / Wr Default Value: X							
7	6	5	4	3	2	1	0
•	•	•	-	IN_FREQ_READ _CH3	IN_FREQ_READ _CH2	IN_FREQ_READ _CH1	IN_FREQ_READ _CH0
Bit	Name				Description		
7 - 4	-	Reserved.					
3 - 0	IN_FREQ_READ_CH[3:0]	These bits se 0000: Reserv 0001: IN1. 0010: IN2. 1101: IN13. 1110: IN14. 1111: Reserve	ed. (default)	the frequency of whit	ch with respect to the	reference clock can	be read.

IN_FREQ_READ_STS - Input Clock Frequency Read Value

Address: 42H Type: Read Default Value: 00	000000								
7	6	5	4	3	2	1	0		
IN_FREQ_VA UE7	AL IN_FREQ_VAL UE6	IN_FREQ_VAL UE5	IN_FREQ_VAL UE4	IN_FREQ_VAL UE3	IN_FREQ_VAL UE2	IN_FREQ_VAL UE1	IN_FREQ_VAL UE0		
Bit	Name			Desc	ription				
7 - 0	IN_FREQ_VALUE[7:0]	FREQ_MON_FACT be gotten. The input	ese bits represent a 2's complement signed integer. If the value is multiplied by the value in the EQ_MON_FACTOR[3:0] bits (b3~0, 2EH), the frequency of an input clock with respect to the reference clock in ppm wi gotten. The input clock is selected by the IN_FREQ_READ_CH[3:0] bits (b3~0, 41H). e value in these bits is updated every 16 seconds, starting when an input clock is selected.						

IN1_IN2_STS - Input Clock 1 & 2 Status

Address: 43H Type: Read Default Value: X	(110X110						
7	6	5	4	3	2	1	0
-		_NO_ACTIV Y_ALARM	IN2_PH_LOCK _ALARM		IN1_FREQ_HA RD_ALARM	IN1_NO_ACTIV ITY_ALARM	IN1_PH_LOCK _ALARM
Bit	Name			D	escription		
7	-	Reserved.					
6	IN2_FREQ_HARD_ALARM	0: No frequence 1: In frequency	cy hard alarm. / hard alarm status.	. ,			
5	IN2_NO_ACTIVITY_ALARM 0: No no-activity alarm. 1: In no-activity alarm. 1: In no-activity alarm status. (default)						
4	IN2_PH_LOCK_ALARM	0: No phase lo 1: In phase loo If the PH_Al PH_ALARM_1	ck alarm. (default) k alarm status. _ARM_TIMEOUT _I TMEOUT bit (b5, 09)H) is '1', this bit is c	'0', this bit is cle	(= TIME_OUT_VAL	'to this bit; if the UE[5:0] (b5~0, 08H) X
3	-	Reserved.					
2	IN1_FREQ_HARD_ALARM	0: No frequend		n frequency hard ala (default)	rm status.		
1	IN1_NO_ACTIVITY_ALARM	0: No no-activi		n no-activity alarm st ault)	atus.		
0	IN1_PH_LOCK_ALARM	0: No phase lo 1: In phase loo If the PH_AI PH_ALARM_1	ck alarm. (default) k alarm status. _ARM_TIMEOUT _I TMEOUT bit (b5, 09	9H) is '1', this bit is c	'0', this bit is cle	(= TIME_OUT_VAL	' to this bit; if the UE[5:0] (b5~0, 08H) X

RENESAS

IN3_IN4_STS - Input Clock 3 & 4 Status

Address: 44H Type: Read Default Value: X	110X110											
7	6	5		4	3	2	1	0				
-	IN4_FREQ_HAR D_ALARM	IN4_NO_ACT TY_ALARM										
Bit	Name	9		Description								
7	-		Reser	ved.								
6	IN4_FREQ_HAF	RD_ALARM	0: No	This bit indicates whether IN4 is in frequency hard alarm status. 0: No frequency hard alarm. 1: In frequency hard alarm status. (default)								
5	IN4_NO_ACTIVI	TY_ALARM	0: No	it indicates whether no-activity alarm. no-activity alarm stat		vity alarm status.						
4	IN4_PH_LOCF	(_ALARM	0: No 1: In p If the PH_A	LARM_TIMEOUT b	default) tus. OUT bit (b5, 0 it (b5, 09H) is '1'	19H) is '0', this bit	er a period (= <i>TIME_</i> C	g '1' to this bit; if the DUT_VALUE[5:0] (b5~0, n is raised.				
3	-		Reserved.									
2	IN3_FREQ_HAF	RD_ALARM	0: No	it indicates whether frequency hard alar requency hard alarm	m.	cy hard alarm status.						
1	IN3_NO_ACTIVI	TY_ALARM	0: No	it indicates whether no-activity alarm. no-activity alarm stat		vity alarm status.						
0	IN3_NO_ACTIVITY_ALARM 1: In no-activity alarm status. (default) This bit indicates whether IN3 is in phase lock alarm s 0: No phase lock alarm. (default) 1: In phase lock alarm status. If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0' PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is 08H) X MULTI_FACTOR[1:0] (b7~6, 08H) in second)					9H) is '0', this bit , this bit is cleared aft	er a period (= <i>TIME_</i> C	DUT_VALUE[5:0] (b5~0,				

IN5_IN6_STS - Input Clock 5 & 6 Status

Address: 45H Type: Read Default Value: 〉	X110X110									
7	6	5		4	3	2	1	0		
•	IN6_FREQ_HAR D_ALARM	IN6_NO_AC TY_ALAR								
Bit	Name	Name Description								
7	-		Reser	ved.						
6	IN6_FREQ_HAR	D_ALARM	0: No 1: In f	it indicates whether II frequency hard alarm requency hard alarm	status. (default)					
5	IN6_NO_ACTIVI	TY_ALARM	0: No 1: In r	it indicates whether II no-activity alarm. o-activity alarm statu	s. (default)					
4	IN6_PH_LOCK	_ALARM	0: No 1: In p If the PH_A	LARM_TIMEOUT bit	efault) is. DUT bit (b5, 09 (b5, 09H) is '1',	9H) is '0', this bit is	r a period (= <i>TIME_C</i>	'1' to this bit; if th DUT_VALUE[5:0] (b5~(n is raised.		
3	-		Reser		1 , , ,	,				
2	IN5_FREQ_HAR	D_ALARM	0: No	it indicates whether II frequency hard alarm requency hard alarm		cy hard alarm status.				
1	IN5_NO_ACTIVI	TY_ALARM	This bit indicates whether IN5 is in no-activity alarm status. 0: No no-activity alarm. 1: In no-activity alarm status. (default)							
0	IN5_PH_LOCK	_ALARM	0: No 1: In p If the PH_A	LARM_TIMEOUT bit	efault) is. DUT bit (b5, 09 (b5, 09H) is '1',	9H) is '0', this bit is	er a period (= <i>TIME_C</i>	'1' to this bit; if the DUT_VALUE[5:0] (b5∼0 n is raised.		



IN7_IN8_STS - Input Clock 7 & 8 Status

Address: 46H Type: Read Default Value: X	(110X110							
7	6	5	4	3	2	1	0	
-	IN8_FREQ_HA RD_ALARM	IN8_NO_ACTIV ITY_ALARM	IN8_PH_LOCK _ALARM		IN7_FREQ_HA RD_ALARM	IN7_NO_ACTIV ITY_ALARM	IN7_PH_LOCK _ALARM	
Bit	Name			D	escription			
7	-	Reserved.						
6	IN8_FREQ_HARD_ALAF	RM 0: No frequence 1: In frequence	y hard alarm status.	(default)				
5	IN8_NO_ACTIVITY_ALARM This bit indicates whether IN8 is in no-activity alarm status. IN8_NO_ACTIVITY_ALARM 0: No no-activity alarm. 1: In no-activity alarm status. (default)							
4	IN8_PH_LOCK_ALARN	0: No phase lo 1: In phase loo If the PH_A PH_ALARM_1	FIMEOUT bit (b5, 09	bit (b5, 09H) is 9H) is '1', this bit is d	'0', this bit is cle	I (= TIME_OUT_VAL	l' to this bit; if the .UE[5:0] (b5~0, 08H) X	
3	-	Reserved.		,				
2	IN7_FREQ_HARD_ALAF	RM 0: No frequent	tes whether IN7 is in cy hard alarm. y hard alarm status.		rm status.			
1	IN7_NO_ACTIVITY_ALARM 0: No no-activity alarm. 1: In no-activity alarm. 1: In no-activity alarm status. (default)							
0	IN7_PH_LOCK_ALARN	0: No phase lo 1: In phase loo If the PH_A PH_ALARM_1	FIMEOUT bit (b5, 09	bit (b5, 09H) is 0H) is '1', this bit is o	'0', this bit is cle	I (= TIME_OUT_VAL	I' to this bit; if the .UE[5:0] (b5∼0, 08H) X	

RENESAS

IN9_IN10_STS - Input Clock 9 & 10 Status

Address: 47H Type: Read Default Value: X	(110X110										
7	6	5	4	3	2	1	0				
-	IN10_FREQ_HA RD_ALARM	IN10_NO_AC VITY_ALAR									
Bit	Name				Description						
7	-		Reserved.								
6	IN10_FREQ_HAF	RD_ALARM	0: No frequency hard ala	This bit indicates whether IN10 is in frequency hard alarm status. 0: No frequency hard alarm. 1: In frequency hard alarm status. (default)							
5	IN10_NO_ACTIVI	TY_ALARM	This bit indicates whethe 0: No no-activity alarm. 1: In no-activity alarm sta		ctivity alarm status.						
4	IN10_PH_LOCK	(_ALARM	This bit indicates whethe 0: No phase lock alarm. 1: In phase lock alarm st If the PH_ALARM_TIM PH_ALARM_TIMEOUT I 08H) X MULTI_FACTOR	(default) atus. EOUT bit (b5, pit (b5, 09H) is '1	09H) is '0', this bit ', this bit is cleared aft	er a period (= TIME_	OUT_VALUE[5:0] (b5~0,				
3	-		Reserved.								
2	IN9_FREQ_HAR	D_ALARM	This bit indicates whethe 0: No frequency hard ala 1: In frequency hard alar	rm.							
1	IN9_NO_ACTIVITY_ALARM 1: In no-activity alarm. 1: In no-activity alarm status.										
0	IN9_PH_LOCK	_ALARM	 In no-activity alarm status. (default) This bit indicates whether IN9 is in phase lock alarm status. No phase lock alarm. (default) In phase lock alarm status. If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0', this bit is cleared by writing '1' to this bit; if the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is cleared after a period (= <i>TIME_OUT_VALUE[5:0]</i> (<i>b5~0</i>, 08H) X MULTI_FACTOR[1:0] (<i>b7~6</i>, 08H) in second) which starts from when the alarm is raised. 								

IN11_IN12_STS - Input Clock 11 & 12 Status

Address: 48H Type: Read Default Value: X	110X110									
7	6	5	4	3	2	1	0			
		2_NO_ACTI Y_ALARM	IN12_PH_LOC K_ALARM		IN11_FREQ_H ARD_ALARM	IN11_NO_ACTI VITY_ALARM	IN11_PH_LOCK _ALARM			
Bit	Name			l	Description					
7	-	Reserved.								
6	IN12_FREQ_HARD_ALARM	0: No freque 1: In freque	cates whether IN12 i ency hard alarm. ncy hard alarm statu	s. (default)						
5	IN12_NO_ACTIVITY_ALARM	0: No no-ac 1: In no-acti	1: In no-activity alarm status. (default)							
4	IN12_PH_LOCK_ALARM	0: No phase 1: In phase If the PH_ PH_ALARM	This bit indicates whether IN12 is in phase lock alarm status. 0: No phase lock alarm. (default) 1: In phase lock alarm status. If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0', this bit is cleared by writing '1' to this bit; if the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is cleared after a period (= <i>TIME_OUT_VALUE[5:0]</i> (b5~0, 08H) <i>X MULTI_FACTOR[1:0]</i> (b7~6, 08H) in second) which starts from when the alarm is raised.							
3	-	Reserved.								
2	IN11_FREQ_HARD_ALARM	0: No freque	cates whether IN11 is ency hard alarm. ncy hard alarm statu		alarm status.					
1	IN11_NO_ACTIVITY_ALARM 0: No no-activity alarm. 1: In no-activity alarm status. (default)									
0	IN11_PH_LOCK_ALARM	0: No phase 1: In phase If the PH_ PH_ALARM	_TIMEOUT bit (b5,) bit (b5, 09H) is 09H) is '1', this bit is	'0', this bit is cle	od (= TIME_OUT_V	1' to this bit; if the ALUE[5:0] (b5~0, 08H)			

IN13_IN14_STS - Input Clock 13 & 14 Status

Address: 49H Type: Read Default Value: X [*]	110X110										
7	6	5	4	3	2	1	0				
	IN14_FREQ_H ARD_ALARM	IN14_NO_ACTI VITY_ALARM	IN14_PH_LOC K_ALARM		IN13_FREQ_H ARD_ALARM	IN13_NO_ACTI VITY_ALARM	IN13_PH_LOC K_ALARM				
Bit	Name		Description								
7	-	Reserved.									
6	IN14_FREQ_HARD_ALA	RM 0: No freque 1: In frequen	cy hard alarm status	. (default)							
5	IN14_NO_ACTIVITY_ALA	RM 0: No no-act	1: In no-activity alarm status. (default)								
4	IN14_PH_LOCK_ALAR	0: No phase 1: In phase I If the PH_ PH_ALARM	_TIMEOUT bit (b5, 0	bit (b5, 09H) is 9H) is '1', this bit is	'0', this bit is cle cleared after a perioc	I (= TIME_OUT_VAL	'' to this bit; if the UE[5:0] (b5∼0, 08H) X				
3	-	Reserved.	MULTI_FACTOR[1:0] (b7~6, 08H) in second) which starts from when the alarm is raised. Reserved.								
2	IN13_FREQ_HARD_ALA	RM 0: No freque	This bit indicates whether IN13 is in frequency hard alarm status. 0: No frequency hard alarm. 1: In frequency hard alarm status. (default)								
1	IN13_NO_ACTIVITY_AL4	RM 0: No no-act 1: In no-activ	This bit indicates whether IN13 is in no-activity alarm status. 0: No no-activity alarm. 1: In no-activity alarm status. (default)								
0	IN13_PH_LOCK_ALAR	0: No phase 1: In phase I If the PH_ PH_ALARM	This bit indicates whether IN13 is in phase lock alarm status. 0: No phase lock alarm. (default) 1: In phase lock alarm status. If the PH_ALARM_TIMEOUT bit (b5, 09H) is '0', this bit is cleared by writing '1' to this bit; if the PH_ALARM_TIMEOUT bit (b5, 09H) is '1', this bit is cleared after a period (= <i>TIME_OUT_VALUE[5:0]</i> (<i>b5~0, 08H</i>) <i>X</i> <i>MULTI_FACTOR[1:0]</i> (<i>b7~6, 08H</i>) <i>in second</i>) which starts from when the alarm is raised.								

7.2.5 T0 / T4 DPLL INPUT CLOCK SELECTION REGISTERS

INPUT_VALID1_STS - Input Clocks Validity 1

Address: 4AH Type: Read Default Value: 00	000000						
7	6	5	4	3	2	1	0
IN8	IN7	IN6	IN5	IN4	IN3	IN2	IN1
Bit	Name			Descri	ption		
7 - 0	INn	This bit indicates the valid 0: Invalid. (default) 1: Valid.	lity of the correspond	ding INn. Here n is a	any one of 8 to 1.		

INPUT_VALID2_STS - Input Clocks Validity 2

Address: 4BH Type: Read Default Value: X	X000000										
7	6	5	4	3	2	1	0				
·	-	IN14	IN13	IN12	IN11	IN10	IN9				
Bit	Name			Descrip	tion						
7 - 6	-	Reserved.									
5 - 0	INn	This bit indicates the valid 0: Invalid. (default) 1: Valid.									

REMOTE_INPUT_VALID1_CNFG - Input Clocks Validity Configuration 1

Address: 4CH Type: Read / Wri Default Value: 11							
7	6	5	4	3	2	1	0
IN8_VALID	IN7_VALI	D IN6_VALID	IN5_VALID	IN4_VALID	IN3_VALID	IN2_VALID	IN1_VALID
Bit	Name			Descrip	tion		
7 - 0	INn_VALID	This bit controls whether t 0: Enabled. 1: Disabled. (default)	he corresponding IN	n is allowed to be lo	cked for automatic s	election. Here n is a	iny one of 8 to 1.

REMOTE_INPUT_VALID2_CNFG - Input Clocks Validity Configuration 2

Address: 4DH Type: Read / Wi Default Value: X							
7	6	5	4	3	2	1	0
·	· ·	IN14_VALID	IN13_VALID	IN12_VALID	IN11_VALID	IN10_VALID	IN9_VALID
Bit	Name			Descrip	otion		
7 - 6	-	Reserved.					
5 - 0	INn_VALID	This bit controls whether th 0: Enabled. 1: Disabled. (default)	e corresponding IN	In is allowed to be lo	ocked for automatic s	election. Here n is a	ny one of 14 to 9.

PRIORITY_TABLE1_STS - Priority Status 1 *

Address: 4EH Type: Read Default Value: 00	000000						
7	6	5	4	3	2	1	0
HIGHEST_PI ORITY_VALIE TED3	ALIDA ORITY_VALIDA ORITY_VALID			CURRENTLY_S ELECTED_INP UT3	CURRENTLY_S ELECTED_INP UT2	CURRENTLY_S ELECTED_INP UT1	CURRENTLY_S ELECTED_INP UT0
Bit	Name				Description		
7 - 4	HIGHEST_PRIORITY_	VALIDATED[3:0]	These bits indicate a c 0000: No input clock is 0001: IN1. 0010: IN2. 1101: IN13. 1110: IN14. 1111: Reserved. Note that the input clc (b5-0, 4DH) bit is '0'.	s qualified. (default)			Nn (b7-0, 4CH) or INn
3 - 0	CURRENTLY_SELECT	red_input[3:0]	These bits indicate the 0000: No input clock is 0001: IN1 is selected. 0010: IN2 is selected. 1101: IN13 is selected 1110: IN14 is selected 1111: Reserved. Note that the input clc (b5-0, 4DH) bit is '0'.	s selected; or the T4	selected input clock	·	out. (default) Nn (b7-0, 4CH) or INn

PRIORITY_TABLE2_STS - Priority Status 2 *

Address: 4FH Type: Read Default Value: 00	000000									
7	6 5			4	3	2	1	0		
THIRD_HIGH ST_PRIORITY VALIDATED3	_ ST_PRIORITY_	THIRD_HIGHE ST_PRIORITY_ VALIDATED1	THIRD_HIGHE ST_PRIORITY_ VALIDATED0		SECOND_HIGH EST_PRIORITY _VALIDATED3	Second_High Est_priority _validated2	SECOND_HIGH EST_PRIORITY _VALIDATED1	SECOND_HIGH EST_PRIORITY _VALIDATED0		
Bit	Name				Description					
7 - 4	7 - 4 THIRD_HIGHEST_PRIORITY_VALIDATED[3:0]				In (b5-0, 4DH) bit is '	d. (default) dicated by these bits 0'.	s only when the cor	responding INn (b7-0,		
3 - 0	SECOND_HIGHEST_F	ED[3:0]	0000: No i 0001: IN1. 0010: IN2. 1101: IN13 1110: IN14 1111: Rese Note that	3. prved.	d. (default) dicated by these bit		y. responding INn (b7-0,			

T0_INPUT_SEL_CNFG - T0 Selected Input Clock Configuration

Address: 50H Type: Read / Wri Default Value: XX							
7	6	5	4	3	2	1	0
·	•	-	-	T0_INPUT_SEL3	T0_INPUT_SEL2	T0_INPUT_SEL1	T0_INPUT_SEL0
Bit	Name			De	scription		
7 - 4	-	Reserved.					
3 - 0		This bit determines 0000: Automatic se 0001: Forced selec 0010: Forced selec 1101: Forced selec 1110: Forced selec 1111: Reserved.	election. (default) tion - IN1 is select tion - IN2 is select tion - IN13 is select	ed. sted.	when the EXT_SW bi	t (b4, 0BH) is '0'.	

RENESAS

T4_INPUT_SEL_CNFG - T4 Selected Input Clock Configuration

7	6	5	4	3	2	1	0				
-	T4_LOCK_T0	T0_FOR_T4	T4_TEST_T0_PH	T4_INPUT_SEL3	T4_INPUT_SEL2	T4_INPUT_SEL1	T4_INPUT_SEL				
Bit	Bit Name Description										
7	-	Reserved.									
6	T4_LOCK_T0	0: Independently	This bit determines whether the T4 DPLL locks to a T0 DPLL output or locks independently from the T0 DPLL.): Independently from the T0 path. (default) I: Locks to a 77.76 MHz or 8 kHz signal from the T0 DPLL 77.76 MHz path.								
5	T0_FOR_T4	T0 DPLL 77.76	This bit is valid only when the T4_LOCK_T0 bit (b6, 51H) is '1'. It determines whether a 77.76 MHz or 8 kHz signal from th T0 DPLL 77.76 MHz path is selected by the T4 DPLL. 0: 77.76 MHz. (default) 1: 8 kHz								
4	T4_TEST_T0_PH		,			•					
3 - 0	T4_INPUT_SEL[3:0]	These bits are valid only when the T4_LOCK_T0 bit (b6, 51H) is '0'. They determines the T4 DPLL input clock selection. 2000: Automatic selection. (default) 2001: Forced selection - IN1 is selected. 2001: Forced selection - IN2 is selected. 2001: Forced selection - IN13 is selected. 2001: Forced selection - IN14 is selected.									

7.2.6 T0 / T4 DPLL STATE MACHINE CONTROL REGISTERS

OPERATING_STS - DPLL Operating Status

Address: 52H Type: Read Default Value		001										
7		6	5		4	3	2	1	0			
EX_SYNC RM_MC		T4_DPLL_LO CK	T0_DPLL_ _FREQ_AI		T4_DPLL_SOFT _FREQ_ALARM	T0_DPLL_LO CK	T0_DPLL_OPER ATING_MODE2	T0_DPLL_OPER ATING_MODE1	T0_DPLL_OPER ATING_MODE0			
Bit		Name					Description					
7	Ε>	X_SYNC_ALARM	I_MON	0: No e	indicates whether th xternal sync alarm. ternal sync alarm sta		ync input signal is in	external sync alarm s	tatus.			
6		T4_DPLL_LOO	СК	This bit indicates the T4 DPLL locking status. 0: Unlocked. (default) 1: Locked.								
5	T0_DPLL_SOFT_FREQ_ALARM			0: No T	indicates whether th 0 DPLL soft alarm. (c) DPLL soft alarm sta	default)	ft alarm status.					
4	T4_D	PLL_SOFT_FRE	Q_ALARM	0: No T	indicates whether th 4 DPLL soft alarm. (c DPLL soft alarm sta	default)	ft alarm status.					
3		T0_DPLL_LOO	СК		indicates the T0 DPI cked. (default) ed.	L locking status.						
2 - 0	T0_DPI	LL_OPERATING	_MODE[2:0]	000: Re 001: Fr 010: Ho 011: Re 100: Lo 101: Pr 110: Pr	eserved.	nt operating mode	of T0 DPLL.					

T0_OPERATING_MODE_CNFG - T0 DPLL Operating Mode Configuration

Address: 53H Type: Read / W Default Value: X										
7	6 5	4	3	2	1	0				
•	· ·	•	•	T0_OPERATING_MODE2	T0_OPERATING_MODE1	T0_OPERATING_MODE0				
Bit	Name			D	escription					
7 - 3	-	Reserved.								
2 - 0	T0_OPERATING_MODE[2:0	000: Autom 001: Forced 010: Forced 011: Resen 100: Forced 101: Forced	These bits control the T0 DPLL operating mode. 000: Automatic. (default) 001: Forced - Free-Run. 010: Forced - Holdover. 011: Reserved. 100: Forced - Locked. 101: Forced - Pre-Locked2. 110: Forced - Pre-Locked.							

T4_OPERATING_MODE_CNFG - T4 DPLL Operating Mode Configuration

ldress: 54H pe: Read / V efault Value:	Vrite XXXXX000										
7	6	5	4	3	2	1	0				
-	·	-	·	•	T4_OPERATING_MODE2	T4_OPERATING_MODE1	T4_OPERATING_MODE0				
Bit		Name			D	escription					
7 - 3		-	Reserve	ed.							
2 - 0	T4_OPERA	TING_MODE	000: Au 001: Fo [2:0] 010: Fo 011: Re 100: Fo	Description Reserved. These bits control the T4 DPLL operating mode. 000: Automatic. (default) 001: Forced - Free-Run. 010: Forced - Holdover. 011: Reserved. 100: Forced - Locked. 101, 110, 111: Reserved.							

7.2.7 T0 / T4 DPLL & APLL CONFIGURATION REGISTERS

T0_DPLL_APLL_PATH_CNFG - T0 DPLL & APLL Path Configuration

Address: 55H Type: Read / \ Default Value:	Nrite							
7	6	5	4	3	2	1	0	
T0_APLL_F 3	PATH TO_APLL_PA TH2	T0_APLL_PA TH1	T0_APLL_PA T0_GSM_OBSAI_ T0_GSM_OBSAI_ T0_12E1_24T1_ T0_12E1_2 TH0 16E1_16T1_SEL1 16E1_16T1_SEL0 E3_T3_SEL1 E3_T3_SE					
Bit	Name				Description			
7 - 4	T0_APLL_PA	TH[3:0]	0000: The output of 0001: The output of 0010: The output of 0011: The output of 0100: The output of 0101: The output of 0110: The output of 0110: The output of 0111: The output of 1XXX: Reserved.	an input to the T0 APLL of T0 DPLL 77.76 MHz of T0 DPLL 12E1/24T1 of T0 DPLL 16E1/16T1 of T0 DPLL GSM/OBS/ of T4 DPLL 77.76 MHz of T4 DPLL 12E1/24T1 of T4 DPLL 16E1/16T1 of T4 DPLL GSM/GPS/	path. (default) /E3/T3 path. path. Al/16E1/16T1 path. path. /E3/T3 path. path. 16E1/16T1 path.			
3 - 2	T0_GSM_OBSAI_16E1	_16T1_SEL[1:0]	00: 16E1. 01: 16T1. 10: GSM. 11: OBSAI.	an output clock from the			e SONET/SDH pin dur-	
1 - 0	T0_12E1_24T1_E3_	_T3_SEL[1:0]	00: 12E1. 01: 24T1. 10: E3. 11: T3.	an output clock from the		·	SONET/SDH pin during	

T0_DPLL_START_BW_DAMPING_CNFG - T0 DPLL Start Bandwidth & Damping Factor Configuration

Address: 56H Type: Read / Wr Default Value: 07								
7	6	5		4	3	2	1	0
T0_DPLL_ST RT_DAMPINO		T0_DPLL_ RT_DAMP		T0_DPLL_STA RT_BW4	T0_DPLL_STA RT_BW3	T0_DPLL_STA RT_BW2	T0_DPLL_STA RT_BW1	T0_DPLL_STA RT_BW0
Bit	Bit Name					Description		
7 - 5	T0_DPLL_START_DAM	MPING[2:0]	000: Re 001: 1.2 010: 2.5 011: 5. (100: 10 101: 20 110, 111	served. default) : Reserved.	amping factor for T0			
4 - 0	T0_DPLL_START_F	3W[4:0]	00000: 00001: 00010: 00010: 00100: 00101: 00101: 01000: 01001: 01101: 01100: 01111: 01100: 01111: 10000: 10001: 10001:	 D.5 mHz. 1 mHz. 2 mHz. 3 mHz. 3 mHz. 30 mHz. 30 mHz. 30 mHz. 30 mHz. 31 Hz. 3.1 Hz. 3.5 Hz. 4 Hz. 8 Hz. (default) 35 Hz. 70 Hz. 	andwidth for T0 DPL	L.		

T0_DPLL_ACQ_BW_DAMPING_CNFG - T0 DPLL Acquisition Bandwidth & Damping Factor Configuration

Address: 57H Type: Read / Wri Default Value: 01							
7	6	5	4	3	2	1	0
T0_DPLL_AC _DAMPING2		T0_DPLL_ACQ _DAMPING0	T0_DPLL_ACQ _BW4	T0_DPLL_ACQ _BW3	T0_DPLL_ACQ _BW2	T0_DPLL_ACQ _BW1	T0_DPLL_ACQ _BW0
Bit	Name				Description		
7 - 5	T0_DPLL_ACQ_DAMPI	NG[2:0] 000: Rese 001: 1.2. 010: 2.5. 011: 5. (do 100: 10. 101: 20. 110, 111:	efault) Reserved.				
4 - 0	T0_DPLL_ACQ_BW	00000: 0.9 00001: 1 00010: 2 00011: 4 00100: 8 00101: 15 00110: 30 00111: 60 01000: 0. 010010: 0. 010010: 0. 010011: 1.2 01100: 2.5 01101: 4 01110: 8 01111: 18 10000: 35 10001: 70 10010: 56	mHz. mHz. mHz. mHz. mHz. mHz. 1 Hz. 3 Hz. 4 Hz. 5 Hz. 5 Hz. 4 L. 4 L. 4 L. 4 L. 4 L. 4 L. 4 L. 4 L	bandwidth for T0 DP	LL.		

T0_DPLL_LOCKED_BW_DAMPING_CNFG - T0 DPLL Locked Bandwidth & Damping Factor Configuration

Address: 58H Type: Read / Wr Default Value: 0								
7	6	5		4	3	2	1	0
T0_DPLL_LOO ED_DAMPINO		T0_DPLL_ ED_DAMF		T0_DPLL_LOC KED_BW4	T0_DPLL_LOC KED_BW3	T0_DPLL_LOC KED_BW2	T0_DPLL_LOC KED_BW1	T0_DPLL_LOC KED_BW0
Bit	Name					Description		
7 - 5	T0_DPLL_LOCKED_DA	000: R 001: 1. 010: 2. 011: 5. 100: 10 101: 20 110, 11	5. (default)).					
4 - 0	T0_DPLL_LOCKED	_BW[4:0]	000003 00013 00010 00011 001003 00101 00110 00111 010003 010013 01011 01100 010111 01100 011111 01100 011111 100003 100013 100103	0.5 mHz. 1 mHz. 2 mHz. 4 mHz. 8 mHz. 15 mHz. 30 mHz. 60 mHz. 0.1 Hz. 0.3 Hz. 0.6 Hz. 1.2 Hz. (default) 2.5 Hz. 4 Hz. 8 Hz. 18 Hz.		-L.		

T0_BW_OVERSHOOT_CNFG - T0 DPLL Bandwidth Overshoot Configuration

Address: 59H Type: Read / Wr Default Value: 1)										
7 6 5 4 3 2 1 0										
AUTO_BW_S	EL -	•	-	T0_LIMT			· ·			
Bit	Name			Descript	tion					
7	AUTO_BW_SEL	This bit determines whet 0: The starting and acqui regardless of the T0 DPL 1: The starting, acquisitions stages. (default)	isition bandwidths / L locking stage.	/ damping factors are r	not used. Only the le	ocked bandwidth /				
6 - 4	-	Reserved.								
3	T0_LIMT	This bit determines whether the integral path value is frozen when the T0 DPLL hard limit is reached.): Not frozen.): Frozen. It will minimize the subsequent overshoot when T0 DPLL is pulling in. (default)								
2 - 0	-	Reserved.								

PHASE_LOSS_COARSE_LIMIT_CNFG - Phase Loss Coarse Detector Limit Configuration *

	7	6		5	4	3		2	1	0		
	DARSE_PH_L S_LIMT_EN	WIDE_EN	Ι	MULTI_PH_APP	MULTI_PH_8K_ 4K_2K_EN	PH_LOS_CO RSE_LIMT		LOS_COA Se_limt2	PH_LOS_COA RSE_LIMT1	PH_LOS_COA RSE_LIMT0		
Bit	Nar	ne				De	escription					
7	COARSE_PH_L	_OS_LIMT_EN	1: Enabled. (default)						0/T4 DPLL unlocked	l.		
6	WIDE	_EN		r to the description o			•					
5	MULTI_F	PH_APP	0: Lii 1: Lii on th clocł	This bit determines whether the PFD output of T0/T4 DPLL is limited to ±1 UI or is limited to the coarse phase limit. D: Limited to ±1 UI. (default) 1: Limited to the coarse phase limit. When the selected input clock is of 2 kHz, 4 kHz or 8 kHz, the coarse phase limit depont the MULTI_PH_8K_4K_2K_EN bit, the WIDE_EN bit and the PH_LOS_COARSE_LIMT[3:0] bits; when the selected clock is of other frequencies but 2 kHz, 4 kHz and 8 kHz, the coarse phase limit depends on the WIDE_EN bit and PH_LOS_COARSE_LIMT[3:0] bits. Refer to the description of the MULTI_PH_8K_4K_2K_EN bit (b4, 5AH) for details. This bit, together with the WIDE_EN bit (b6, 5AH) and the PH_LOS_COARSE_LIMT[3:0] bits (b3~0, 5AH), determined								
				bit, together with the se phase limit when t but 2 kHz, 4 kHz and	he selected input	clock is of 2 kHz	, 4 kHz or 8	kHz. When the	he selected input clo	ck is of other freque		
			bits.	Selected Input Cic		K AK 2K EN			Coarse Phase Lin	nit		
			bits.	Selected Input Clo					Coarse Phase Lin	nit		
4	MULTI_PH_8k	<_4K_2K_EN	bits.	-		K_4K_2K_EN 0	WIDE_EN don't-care		Coarse Phase Lin ±1 UI ±1 UI	nit		
4	MULTI_PH_8H	(_4K_2K_EN	bits.	Selected Input Clo 2 kHz, 4 kHz or 8 k	Hz		don't-care		±1 UI			
4	MULTI_PH_8H	K_4K_2K_EN	bits.	-	Hz	0	don't-care 0	set by the F	±1 UI ±1 UI PH_LOS_COARSE_	LIMT[3:0] bits		

PHASE_LOSS_FINE_LIMIT_CNFG - Phase Loss Fine Detector Limit Configuration *

Address: 5BH Type: Read / Wri Default Value: 10								
7	6	5	4	3	2	1	0	
FINE_PH_LOS LIMT_EN	^{S_} FAST_LOS_SW	-	-	•	PH_LOS_FINE _LIMT2	PH_LOS_FINE _LIMT1	PH_LOS_FINE _LIMT0	
Bit	Name			De	escription			
7	FINE_PH_LOS_LIMT_EN	0: Disabled. 1: Enabled. (defa	ult)		se loss will result in th			
6	FAST_LOS_SW	path. This bit controls v 0: Does not resul	/hether the occurre i in the T0 DPLL ur T0/T4 DPLL unloc	ence of the fast loss nlocked. T0 DPLL w	will result in the T0/T ill enter Temp-Holdov	4 DPLL unlocked. er mode automatica	en it is available for T4 lly. (default) ne T0 DPLL operating	
5 - 3	-	Reserved.						
2 - 0	PH_LOS_FINE_LIMT[2:0]							

T0_HOLDOVER_MODE_CNFG - T0 DPLL Holdover Mode Configuration

Address: 5CH Type: Read / W Default Value: (
7	6		5	4		3		2		1	0
MAN_HOLD ER	AUTO_AVG	AS	T_AVG	T_AVG READ_AVG TEMP_HOLDO TEMP_HOLDO							•
Bit							D	Description			
7	MAN_HOLDOVER	1	Refer to the	description	of the F	AST_AVG bit	(b5, 50	CH).			
6	AUTO_AVG			•		AST_AVG bit	•	,			
			quency offse	et acquiring	method	D_AVG bit (b6 in T0 DPLL H TO_AVG	oldove				CH), determines a fre-
5	FAST_AVG		MAN_HOLDOVE		AU	0	don't-care		Frequency Offset Acquiring Method Automatic Instantaneous		: 0
			0			1 0		0	Automatic Slow Averaged (default)		
					I			1		utomatic Fas	t Averaged
				1	don't-care				Manu	ıal	
4	READ_AVG		(5FH ~ 5DH 0: The value (default) 1: The value The value is Automatic F). e read from e read from acquired b ast Average	the T0_ the T0_F y Autom	HOLDOVER HOLDOVER_ atic Slow Ave	_FREQ FREQ[raged _AVG I	Q[23:0] bits (5FH (23:0] bits (5FH ~ method if the FA bit (b5, 5CH) is '1	~ 5DH) is 5DH) is r ST_AVG b '.	s equal to th not equal to th pit (b5, 5CH)	OVER_FREQ[23:0] bits e one written to them. he one written to them. is '0'; or is acquired by
3 - 2	TEMP_HOLDOVER_MODE[1:	0]		hod is the s ic Instantan ic Fast Ave	ame as t neous. (d raged.	that used in T		method in T0 DP L Holdover mode		Holdover Mo	de.
1 - 0	-	I	Reserved.								

T0_HOLDOVER_FREQ[7:0]_CNFG - T0 DPLL Holdover Frequency Configuration 1

Address: 5DH Type: Read / Writ Default Value: 00									
7	6	5	4	3	2	1	0		
T0_HOLDOVE _FREQ7	R T0_HOLDOVER _FREQ6	T0_HOLDOVER _FREQ5	T0_HOLDOVE R_FREQ4	T0_HOLDOVE R_FREQ3	T0_HOLDOVE R_FREQ2	T0_HOLDOVE R_FREQ1	T0_HOLDOVE R_FREQ0		
Bit	Name			De	scription				
7 - 0	7 - 0 T0_HOLDOVER_FREQ[7:0] Refer to the description of the T0_HOLDOVER_FREQ[23:16] bits (b7~0, 5FH).								

T0_HOLDOVER_FREQ[15:8]_CNFG - T0 DPLL Holdover Frequency Configuration 2



T0_HOLDOVER_FREQ[23:16]_CNFG - T0 DPLL Holdover Frequency Configuration 3

Address: 5FH Type: Read / Wri Default Value: 00								
7	6		5	4	3	2	1	0
T0_HOLDOVE _FREQ23	R T0_HOLDOVER _FREQ22		OLDOVER REQ21	T0_HOLDOVE R_FREQ20	T0_HOLDOVE R_FREQ19	T0_HOLDOVE R_FREQ18	T0_HOLDOVE R_FREQ17	T0_HOLDOVE R_FREQ16
Bit	Name				D	escription		
7 - 0	T0_HOLDOVER_FREQ	[23:16]	In T0 DPLL I ally; the valu		value written to thes its multiplied by 0.0	e bits multiplied by (00011 is the freque	0.000011 is the frequency offset automatic	ency offset set manu- ally slow or fast aver- t (b5, 5CH).

T4_DPLL_APLL_PATH_CNFG - T4 DPLL & APLL Path Configuration

Address: 60H Type: Read / W Default Value: (
7	6	5	4	3	2	1	0
T4_APLL_P/ 3	ATH T4_APLL_PA TH2	T4_APLL_PA TH1					T4_12E1_24T1_ E3_T3_SEL0
Bit	Name				Description		
7 - 4	T4_APLL_PAT	⁻ H[3:0]	0000: The output of 0001: The output of 0010: The output of 0011: The output of 0100: The output of 0101: The output of 0110: The output of	n input to the T4 APLL. f T0 DPLL 77.76 MHz p f T0 DPLL 12E1/24T1/6 f T0 DPLL 16E1/16T1 p T0 DPLL GSM/OBSAI f T4 DPLL 77.76 MHz p f T4 DPLL 12E1/24T1/6 T4 DPLL 16E1/16T1 p T4 DPLL GSM/GPS/10	E3/T3 path. path. /16E1/16T1 path. path. (default) E3/T3 path. path.		
3 - 2	T4_GSM_GPS_16E1_	16T1_SEL[1:0]	00: 16E1. 01: 16T1. 10: GSM. 11: GPS.	n output clock from the f the T0_GSM_GPS_1			SONET/SDH pin during
1 - 0	T4_12E1_24T1_E3_	_T3_SEL[1:0]	00: 12E1. 01: 24T1. 10: E3. 11: T3.	n output clock from the f the T4_12E1_24T1_E			T/SDH pin during reset.

T4_DPLL_LOCKED_BW_DAMPING_CNFG - T4 DPLL Locked Bandwidth & Damping Factor Configuration

Address: 61H Type: Read / Wr Default Value: 0′								
7	6	5		4	3	2	1	0
	T4_DPLL_LOCK T4_DPLL_LOCK T4_DPLL ED_DAMPING2 ED_DAMPING1 ED_DAM				-		T4_DPLL_LOC KED_BW1	T4_DPLL_LOC KED_BW0
Bit	Name					Description		
7 - 5	T4_DPLL_LOCKED_D/	amping[2:0]	000: Re 001: 1.2 010: 2.5 011: 5. 100: 10 101: 20	2. 5. (default)	amping factor for T₄	4 DPLL.		
4 - 2	-		Reserve	ed.				
1 - 0	- T4_DPLL_LOCKED_BW[1:0]			·lz.	andwidth for T4 DP	LL.		

CURRENT_DPLL_FREQ[7:0]_STS - DPLL Current Frequency Status 1 *

Address: 62H Type: Read Default Value: 00	000000							
7	6	5	4	3	2	1	0	
CURRENT_D LL_FREQ7	P CURRENT_DP LL_FREQ6	CURRENT_DP LL_FREQ5						
Bit	Name		Description					
7 - 0	CURRENT_DPLL_FR	EQ[7:0] Refer to	Refer to the description of the CURRENT_DPLL_FREQ[23:16] bits (b7~0, 64H).					

CURRENT_DPLL_FREQ[15:8]_STS - DPLL Current Frequency Status 2 *

Address: 63H Type: Read Default Value: 00	000000							
7	6	5	4	3	2	1	0	
CURRENT_D LL_FREQ15		CURRENT_DP LL_FREQ13						
Bit	Name		Description					
7 - 0	CURRENT_DPLL_FRE	Q[15:8] Refer to the	tefer to the description of the CURRENT_DPLL_FREQ[23:16] bits (b7~0, 64H).					

CURRENT_DPLL_FREQ[23:16]_STS - DPLL Current Frequency Status 3 *

Address: 64H Type: Read Default Value: (0000000							
7	7 6 5 4 3 2 1 0							
CURRENT_ LL_FREQ2		CURRENT_DP LL_FREQ21	CURRENT_DP LL_FREQ20	CURRENT_DP LL_FREQ19	CURRENT_DP LL_FREQ18	CURRENT_DP LL_FREQ17	CURRENT_DP LL_FREQ16	
Bit	Name		Description					
7 - 0	CURRENT_DPLL_FREC	The CURRENT_DPLL_FREQ[23:0] bits represent a 2's complement signed integer. If the value in these bits is r [23:16] tiplied by 0.000011, the current frequency offset of the T0/T4 DPLL output in ppm with respect to the master cl will be gotten.						

DPLL_FREQ_SOFT_LIMIT_CNFG - DPLL Soft Limit Configuration

Address: 65H Type: Read / V Default Value:									
7	6	5	4	3	2	1	0		
FREQ_LIM H_LOS		DPLL_FREQ_S OFT_LIMT5	DPLL_FREQ_S OFT_LIMT4	DPLL_FREQ_S OFT_LIMT3	DPLL_FREQ_S OFT_LIMT2	DPLL_FREQ_S OFT_LIMT1	DPLL_FREQ_S OFT_LIMT0		
Bit	Name		Description						
7	FREQ_LIMT_PH_LOS This bit determines whether the T0/T4 DPLL in hard alarm status will result in it unlocked. 0: Disabled. 1: Enabled. (default)								
6 - 0	DPLL_FREQ_SOFT_LIM	[6:0] ppm will be g	These bits represent an unsigned integer. If the value is multiplied by 0.724, the DPLL soft limit for T0 and T4 paths in ppm will be gotten. The DPLL soft limit is symmetrical about zero.						

DPLL_FREQ_HARD_LIMIT[7:0]_CNFG - DPLL Hard Limit Configuration 1

Address: 66H Type: Read / Wri Default Value: 10							
7	6	5	4	3	2	1	0
DPLL_FREQ_ ARD_LIMT7		DPLL_FREQ_H ARD_LIMT5					
Bit	Name		Description				
7 - 0	DPLL_FREQ_HARD_LI	MT[7:0] Refer to th	e description of the [DPLL_FREQ_HARD	_LIMT[15:8] bits (b7	~0, 67H).	

DPLL_FREQ_HARD_LIMIT[15:8]_CNFG - DPLL Hard Limit Configuration 2

Address: 67H Type: Read / Writ Default Value: 00								
7	6	5	4	3	2	1	0	
DPLL_FREQ_ ARD_LIMT15		DPLL_FREQ_H ARD_LIMT13	DPLL_FREQ_H ARD_LIMT12	DPLL_FREQ_H ARD_LIMT11	DPLL_FREQ_H ARD_LIMT10	DPLL_FREQ_H ARD_LIMT9	DPLL_FREQ_H ARD_LIMT8	
Bit	Name		Description					
7 - 0	DPLL_FREQ_HARD_LI	The DPLL_FREQ_HARD_LIMT[15:0] bits represent an unsigned integer. If the value is multiplied by 0.0014, th RD_LIMT[15:8] DPLL hard limit for T0 and T4 paths in ppm will be gotten. The DPLL hard limit is symmetrical about zero.						

CURRENT_DPLL_PHASE[7:0]_STS - DPLL Current Phase Status 1 *

Address: 68H Type: Read Default Value: 00	000000							
7	6	5	4	3	2	1	0	
CURRENT_PI _DATA7	H CURRENT_PH _DATA6	CURRENT_PH _DATA5						
Bit	Name		Description					
7 - 0	CURRENT_PH_DATA	7:0] Refer to the d	Refer to the description of the CURRENT_PH_DATA[15:8] bits (b7~0, 69H).					

CURRENT_DPLL_PHASE[15:8]_STS - DPLL Current Phase Status 2 *

Address: 69H Type: Read Default Value: 00	000000							
7	6	5	4	3	2	1	0	
CURRENT_P _DATA15	H CURRENT_PH _DATA14	CURRENT_PH _DATA13					CURRENT_PH _DATA8	
Bit	Name		Description					
7 - 0	CURRENT_PH_DATA[15:8] The CURREN averaged phase	he CURRENT_PH_DATA[15:0] bits represent a 2's complement signed integer. If the value is multiplied by 0.61, the veraged phase error of the T0/T4 DPLL feedback with respect to the selected input clock in ns will be gotten.					

T0_T4_APLL_BW_CNFG - T0 / T4 APLL Bandwidth Configuration

Address: 6AH Type: Read / W Default Value: >										
7	6	5	4	3	2	1	0			
-	•	T0_APLL_BW1	T0_APLL_BW0	-	· ·	T4_APLL_BW1	T4_APLL_BW0			
Bit	Name			De	scription					
7 - 6	-	Reserved.								
5 - 4	T0_APLL_BW[1:0]	These bits set the banc 00: 100 kHz. 01: 500 kHz. (default) 10: 1 MHz. 11: 2 MHz.	hese bits set the bandwidth for T0 APLL. 0: 100 kHz. 1: 500 kHz. (default) 0: 1 MHz.							
3 - 2	-	Reserved.								
1 - 0	T4_APLL_BW[1:0]	These bits set the banc 00: 100 kHz. 01: 500 kHz. (default) 10: 1 MHz. 11: 2 MHz.	lwidth for T4 APLL.							

7.2.8 OUTPUT CONFIGURATION REGISTERS

OUT1_FREQ_CNFG - Output Clock 1 Frequency Configuration

Address: 6BH Type: Read / Wri Default Value: 00									
7	6	5	4	3	2	1	0		
OUT1_PATH_ EL3	S OUT1_PATH_S EL2	OUT1_PATH_S EL1	OUT1_PATH_S EL0	OUT1_DIVIDER 3	OUT1_DIVIDER 2	OUT1_DIVIDER 1	OUT1_DIVIDER 0		
Bit	Name		Description						
7 - 4		These bits select an input to OUT1. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.							
3 - 0	OUT1_DIVIDER[3:0]	The output frequent (selected by the Ol please refer to Table	1111: The output of T4 DPLL GSM/GPS/16E1/16T1 path. These bits select a division factor of the divider for OUT1. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output selected by the OUT1_PATH_SEL[3:0] bits (b7~4, 6BH)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.						

OUT2_FREQ_CNFG - Output Clock 2 Frequency Configuration

Address: 6CH Type: Read / Wri Default Value: 00										
7	6	5	4	3	2	1	0			
OUT2_PATH_ EL3	S OUT2_PATH_S EL2	OUT2_PATH_S EL1	OUT2_PATH_S EL0	OUT2_DIVIDER 3	OUT2_DIVIDER 2	OUT2_DIVIDER 1	OUT2_DIVIDER 0			
Bit	Name		Description							
7 - 4	OUT2_PATH_SEL[3:0]	0000 ~ 0011: Th 0100: The outpu 0101: The outpu 0110: The outpu 0111: The outpu 1000 ~ 1011: Th 1100: The outpu 1101: The outpu 1110: The outpu	These bits select an input to OUT2. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 0111: The output of T0 DPLL GSM/OBSAI/16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.							
3 - 0	OUT2_DIVIDER[3:0]	The output frequ (selected by the please refer to T	These bits select a division factor of the divider for OUT2. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT2_PATH_SEL[3:0] bits (b7~4, 6CH)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.							

OUT3_FREQ_CNFG - Output Clock 3 Frequency Configuration

Address: 6DH Type: Read / Wri Default Value: 00								
7	6	5	4	3	2	1	0	
OUT3_PATH_ EL3	S OUT3_PATH_S EL2	OUT3_PATH_S EL1	OUT3_PATH_S EL0	OUT3_DIVIDER 3	OUT3_DIVIDER 2	OUT3_DIVIDER 1	OUT3_DIVIDER 0	
Bit	Name	Description						
7 - 4	OUT3_PATH_SEL[3:0]	These bits select an input to OUT3. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 0111: The output of T0 DPLL GSM/OBSAI/16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.						
3 - 0	OUT3_DIVIDER[3:0]	These bits select a division factor of the divider for OUT3. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT3_PATH_SEL[3:0] bits (b7~4, 6DH)). If the signal is derived from one of the T0/T4 DPLL outputs please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.						

OUT4_FREQ_CNFG - Output Clock 4 Frequency Configuration

Address: 6EH Type: Read / Wri Default Value: 00								
7	6	5	4	3	2	1	0	
OUT4_PATH_ EL3	S OUT4_PATH_S EL2	OUT4_PATH_S EL1	OUT4_PATH_S EL0	OUT4_DIVIDER 3	OUT4_DIVIDER 2	OUT4_DIVIDER 1	OUT4_DIVIDER 0	
Bit	Name	Description						
7 - 4	OUT4_PATH_SEL[3:0]	These bits select an input to OUT4. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 0111: The output of T0 DPLL GSM/OBSAI/16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.						
3 - 0	OUT4_DIVIDER[3:0]	These bits select a division factor of the divider for OUT4. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT4_PATH_SEL[3:0] bits (b7~4, 6EH)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.						

OUT5_FREQ_CNFG - Output Clock 5 Frequency Configuration

ddress: 6FH ype: Read / Wr efault Value: 00								
7	6	5	4	3	2	1	0	
OUT5_PATH_ EL3	_S OUT5_PATH_S EL2	OUT5_PATH_S EL1	OUT5_PATH_S EL0	OUT5_DIVIDER 3	OUT5_DIVIDER 2	OUT5_DIVIDER 1	OUT5_DIVIDER 0	
Bit	Name	Description						
7 - 4	OUT5_PATH_SEL[3:0]	These bits select an input to OUT5. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 0111: The output of T0 DPLL GSM/OBSAI/16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.						
3 - 0	OUT5_DIVIDER[3:0]	These bits select a division factor of the divider for OUT5. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT5_PATH_SEL[3:0] bits (b7~4, 6FH)). If the signal is derived from one of the T0/T4 DPLL outputs please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.						

OUT6_FREQ_CNFG - Output Clock 6 Frequency Configuration

Address:70H Type: Read / Wri Default Value: 00								
7	6	5	4	3	2	1	0	
OUT6_PATH_ EL3	S OUT6_PATH_S EL2	OUT6_PATH_S EL1	OUT6_PATH_S EL0	OUT6_DIVIDER 3	OUT6_DIVIDER 2	OUT6_DIVIDER 1	OUT6_DIVIDER 0	
Bit	Name	Description						
7 - 4	OUT6_PATH_SEL[3:0]	These bits select an input to OUT6. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 0111: The output of T0 DPLL GSM/OBSAI/16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.						
3 - 0	OUT6_DIVIDER[3:0]	These bits select a division factor of the divider for OUT6. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT6_PATH_SEL[3:0] bits (b7~4, 70H)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.						

OUT7_FREQ_CNFG - Output Clock 7 Frequency Configuration

Address:71H Type: Read / Wr Default Value: 00								
7	6	5	4	3	2	1	0	
OUT7_PATH_ EL3	_S OUT7_PATH_S EL2	OUT7_PATH_S EL1	OUT7_PATH_S EL0	OUT7_DIVIDER 3	OUT7_DIVIDER 2	OUT7_DIVIDER 1	OUT7_DIVIDER 0	
Bit	Name	Description						
7 - 4	OUT7_PATH_SEL[3:0]	These bits select an input to OUT7. 0000 ~ 0011: The output of T0 APLL. (default: 0000) 0100: The output of T0 DPLL 77.76 MHz path. 0101: The output of T0 DPLL 12E1/24T1/E3/T3 path. 0110: The output of T0 DPLL 16E1/16T1 path. 0111: The output of T0 DPLL GSM/OBSAI/16E1/16T1 path. 1000 ~ 1011: The output of T4 APLL. 1100: The output of T4 DPLL 77.76 MHz path. 1101: The output of T4 DPLL 12E1/24T1/E3/T3 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1110: The output of T4 DPLL 16E1/16T1 path. 1111: The output of T4 DPLL 16E1/16T1 path.						
3 - 0	OUT7_DIVIDER[3:0]	These bits select a division factor of the divider for OUT7. The output frequency is determined by the division factor and the signal derived from T0/T4 DPLL or T0/T4 APLL output (selected by the OUT7_PATH_SEL[3:0] bits (b7~4, 71H)). If the signal is derived from one of the T0/T4 DPLL outputs, please refer to Table 24 for the division factor selection. If the signal is derived from the T0/T4 APLL output, please refer to Table 25 for the division factor selection.						
OUT8_FREQ_CNFG - Output Clock 8 Frequency Configuration & Output Clock 6, 7 & 9 Invert Configuration

Address:72H Type: Read / Wi Default Value: 0										
7	6		5		4		3	2	1	0
OUT8_PATH EL	_S OUT8_EN		T4_INPU ⁻ L	Γ_FAI	AMI_OU Y		400HZ_SEL	OUT9_INV	OUT7_INV	OUT6_INV
Bit	Name						Desci	ription		
7	OUT8_PATH_SEL	0:	nese bits sele The output o The output o	f T4 DP	LL 77.76 N	1Hz path.				
6	OUT8_EN						AIL bit (b5, 72H).			
5	T4_INPUT_FAIL		OUT8_EN with the OUT8_EN bit (b6, 72H), determines whether a clock is enabled to be output on OUT8. OUT8_EN T4_INPUT_FAIL Output on OUT8 0 don't-care Output is disabled (output low). 1 0 Output is enabled. (default) 1 1 Output is enabled when the T4 selected input clock does not fail. 0 Output is disabled (output low) when the T4 selected input clock fails.							ot fail.
4	AMI_OUT_DUTY	0:	nis bit determ 50:50. (defau 5:8.		duty cycle	of the out	tput on OUT8.			
3	400HZ_SEL	0: 1:	64 kHz + 8 k 64 kHz + 8 k	Hz. (del Hz + 0.4	fault) 4 kHz.		tput on OUT8.			
2	OUT9_INV	0:	nis bit determ Not inverted Inverted.			utput on C	DUT9 is inverted.			
1	OUT7_INV	0:		s bit determines whether the output on OUT7 is inverted. Not inverted. (default)						
0	OUT6_INV	0:	nis bit determ Not inverted Inverted.			utput on C	OUT6 is inverted.			

OUT9_FREQ_CNFG - Output Clock 9 Frequency Configuration & Output Clock 1 ~ 5 Invert Configuration

7	6		5	4	3	2	1	0			
OUT9_PATH EL	H_S OUT9_EN		T4_INPUT_FA L	NI OUT5_IN\	/ OUT4_INV	OUT3_INV	OUT2_INV	OUT1_INV			
Bit	Name				Desc	ription					
7	OUT9_PATH_SEI	. 0		n input to OUT9. DPLL 16E1/16T1 DPLL 16E1/16T1							
6	OUT9_EN				UT_FAIL bit (b5, 73H).						
		Т	his bit, together wi	th the OUT9_EN b	it (b6, 73H), determines	whether clock is ena Output on	•	JT9.			
			0	don't-care		Output is disabled					
5	T4_INPUT_FAIL		0 Output is enabled. (default)								
			1	1	Output is enabled when the T4 selected input clock does not fail Output is disabled (output low) when the T4 selected input clock fa (Whether the T4 selected input clock is switched or not, as long as the T4 input clock does not change to be invalid, the T4 selected input clock doe						
4	OUT5_INV	0	his bit determines : Not inverted. (de : Inverted.		t on OUT5 is inverted.						
3	OUT4_INV	0	his bit determines : Not inverted. (de : Inverted.		t on OUT4 is inverted.						
2	OUT3_INV	0 1	his bit determines whether the output on OUT3 is inverted. Not inverted. (default) Inverted.								
1	OUT2_INV	0 1	: Not inverted. (de : Inverted.	bit determines whether the output on OUT2 is inverted. t inverted. (default)							
0	OUT1_INV	0	his bit determines : Not inverted. (de : Inverted.		t on OUT1 is inverted.						

FR_MFR_SYNC_CNFG - Frame Sync & Multiframe Sync Output Configuration

Address:74H Type: Read / Wri Default Value: 01									
7	6	5	4	3	2	1	0		
IN_2K_4K_8K NV	K_I 8K_EN	2K_EN	2K_8K_PUL_P OSITION	8K_INV	8K_PUL	2K_INV	2K_PUL		
Bit	Name			De	scription				
7	IN_2K_4K_8K_INV	This bit determine kHz or 8 kHz. 0: Not inverted. (1: Inverted.		clock is inverted be	fore locked by the T()/T4 DPLL when the	input clock is 2 kHz, 4		
6	8K_EN		es whether an 8 kHz YNC_8K outputs low ult)		be output on FRSYI	NC_8K.			
5	2K_EN	0: Disabled. MFR	This bit determines whether a 2 kHz signal is enabled to be output on MFRSYNC_2K.): Disabled. MFRSYNC_2K outputs low. I: Enabled. (default)						
4	2K_8K_PUL_POSITION	and the 2K_PUL mines the pulse p 0: Pulsed on the	This bit is valid only when FRSYNC_8K and/or MFRSYNC_2K output pulse; i.e., when one of the 8K_PUL bit (b2, 74 and the 2K_PUL bit (b0, 74H) is '1' or when the 8K_PUL bit (b2, 74H) and the 2K_PUL bit (b0, 74H) are both '1'. It def nines the pulse position referring to the standard 50:50 duty cycle.): Pulsed on the falling edge of the standard 50:50 duty cycle position. (default) 1: Pulsed on the rising edge of the standard 50:50 duty cycle position.						
3	8K_INV	This bit determine 0: Not inverted. (1: Inverted.	es whether the outpu default)	t on FRSYNC_8K is	s inverted.				
2	8K_PUL	0: 50:50 duty cyc	This bit determines whether the output on FRSYNC_8K is 50:50 duty cycle or pulsed. D: 50:50 duty cycle. (default) 1: Pulsed. The pulse width is defined by the period of the output on OUT3.						
1	2K_INV	0: Not inverted. (1: Inverted.	his bit determines whether the output on MFRSYNC_2K is inverted. : Not inverted. (default)						
0	2K_PUL	0: 50:50 duty cyc	es whether the outpu le. (default) Ilse width is defined I			or pulsed.			

7.2.9 PBO & PHASE OFFSET CONTROL REGISTERS

	PHASE_MON_PBO	CNFG - Phase	Transient Monitor	& PBO	Configuration
--	---------------	---------------------	--------------------------	-------	---------------

Address:78H Type: Read / Wri Default Value: 0>										
7	6	5	4	3	2	1	0			
IN_NOISE_W DOW	IN _	PH_MON_EN	PH_MON_PBO _EN	PH_TR_MON_L IMT3	PH_TR_MON_L IMT2	PH_TR_MON_L IMT1	PH_TR_MON_L IMT0			
Bit	Name			Des	scription					
7	IN_NOISE_WINDOW	selected for T0/T4								
6	-	Reserved.								
5	PH_MON_EN	is enabled to mor	This bit is valid only when the PH_MON_PBO_EN bit (b4, 78H) is '1'. It determines whether the Phase Transient Monitor s enabled to monitor the phase-time changes on the T0 selected input clock.): Disabled. (default) : Enabled.							
4	PH_MON_PBO_EN	greater than a pro is programmed by	This bit determines whether a PBO event is triggered when the phase-time changes on the T0 selected input clock are reater than a programmable limit over an interval of less than 0.1 seconds with the PH_MON_EN bit being '1'. The limit s programmed by the PH_TR_MON_LIMT[3:0] bits (b3~0, 78H). : Disabled. (default)							
3 - 0	PH_TR_MON_LIMT[3:0]		ent an unsigned inte _ TR_MON_LIMT[3:	eger. The Phase Trai 0] + 7) X 156.	nsient Monitor limit i	n ns can be calculate	ed as follows:			

PHASE_OFFSET[7:0]_CNFG - Phase Offset Configuration 1

Address:7AH Type: Read / Wri Default Value: 00										
7	6	5	4	3	2	1	0			
PH_OFFSET	7 PH_OFFSET	PH_OFFSET5 PH_OFFSET4 PH_OFFSET3 PH_OFFSET2 PH_OFFSET1 PH_OFFSET0								
Bit	Name		Description							
7 - 0	PH_OFFSET[7:0]	Refer to the description of the PH_OFFSET[9:8] bits (b1~0, 7BH).								

PHASE_OFFSET[9:8]_CNFG - Phase Offset Configuration 2

Address:7BH Type: Read / Wr Default Value: 02												
7	6	5	4	3	2	1	0					
PH_OFFSET_ N	.E	•	-	-	•	PH_OFFSET9	PH_OFFSET8					
Bit	Name		Description									
7	PH_OFFSET_EN	If the device is configure 0: Disabled. (default) 1: Enabled.										
6 - 2	-	Reserved.										
1 - 0	PH_OFFSET[9:8]	These bits represent a 2 to adjust will be gotten.	2's complement sig	ese bits represent a 2's complement signed integer. If the value is multiplied by 0.61, the input-to-output phase offset in ns								

7.2.10 SYNCHRONIZATION CONFIGURATION REGISTERS

SYNC_MONITOR	_CNFG - Sync	Monitor Co	onfiguration
--------------	--------------	------------	--------------

ddress:7CH /pe: Read / Wr efault Value: 0										
7	6	5	4	3	2	1	0			
SYNC_BYP	ASS SYNC_MON_LIM	T2 SYNC_MON_LIMT1	SYNC_MON_LIMT1 SYNC_MON_LIMT0							
Bit	Name		Description							
7	SYNC_BYPASS	0: EX_SYNC1 is selected. (1: When the T0 selected inp selected input clock is IN4 o	his bit selects one frame sync input signal to synchronize the frame sync output signals. EX_SYNC1 is selected. (default) When the T0 selected input clock is any of IN1 ~ IN3, IN5, IN7, IN8, IN10 ~ IN14, EX_SYNC1 is selected; when the T0 elected input clock is IN4 or IN6, EX_SYNC2 is selected; when the T0 selected input clock is IN9, EX_SYNC3 is selected; hen there is no T0 selected input clock, no frame sync input signal is selected.							
6 - 4		000: ±1 UI. 001: ±2 UI. 010: ±3 UI. (default)	hese bits set the limit for the external sync alarm. 20: ±1 UI. 20: ±2 UI. 10: ±3 UI. (default) 11: ±4 UI. 20: ±5 UI. 20: ±5 UI. 21: ±6 UI. 10: ±7 UI.							
3 - 0	-	These bits must be set to '1	011'.							

SYNC_PHASE_CNFG - Sync Phase Configuration

7	0	-	,	0	0	4	0
7	6	5	4	3	2	1	0
-	· ·	SYNC_PH31	SYNC_PH30	SYNC_PH21	SYNC_PH20	SYNC_PH11	SYNC_PH10
Bit	Name			Descri	iption		
7 - 6	-	Reserved.					
5 - 4	SYNC_PH3[1:0]	These bits set the san nally, the falling edge of 00: On target. (default) 01: 0.5 UI early. 10: 1 UI late. 11: 0.5 UI late.	f EX_SYNC3 is aligi	ned with the rising eo	dge of the T0 selecte	d input clock.	
3 - 2	SYNC_PH2[1:0]	These bits set the san nally, the falling edge of 00: On target. (default) 01: 0.5 UI early. 10: 1 UI late. 11: 0.5 UI late.	f EX_SYNC2 is aligi	ned with the rising eo	dge of the T0 selecte	d input clock.	·
1 - 0	SYNC_PH1[1:0]	These bits set the san nally, the falling edge c 00: On target. (default) 01: 0.5 UI early. 10: 1 UI late. 11: 0.5 UI late.	of EX_SYNC1 is aligi				c output signal. N

8 THERMAL MANAGEMENT

The device operates over the industry temperature range -40°C ~ +85°C. To ensure the functionality and reliability of the device, the maximum junction temperature T_{jmax} should not exceed 125°C. In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature T_j does not exceed the T_{imax} .

8.1 JUNCTION TEMPERATURE

Junction temperature T_j is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows:

Equation 1:
$$T_i = T_A + P X \theta_{JA}$$

Where:

 θ_{JA} = Junction-to-Ambient Thermal Resistance of the Package

T_i = Junction Temperature

T_A = Ambient Temperature

P = Device Power Consumption

In order to calculate junction temperature, an appropriate θ_{JA} must be used. The θ_{JA} is shown in Table 45:

Power consumption is the core power excluding the power dissipated in the loads. Table 44 provides power consumption in special environments.

Table 44: Power Consumption and Maximum Junction Temperature

Package	Power Consumption (W)	Operating Voltage (V)	T _A (°C)	Maximum Junction Temperature (°C)
CABGA/BC208	2.28	3.6	85	125

8.2 EXAMPLE OF JUNCTION TEMPERATURE CALCULATION

Assume:

```
T_A = 85^{\circ}C
\theta_{JA} = 21^{\circ}C/W (when airfow rate is 5 m/s)
P = 1.8W
```

Table 45: Thermal Data

The junction temperature T_j can be calculated as follows:

$$T_j = T_A + P X \theta_{JA} = 85^{\circ}C + 1.8W X 21^{\circ}C/W = 122.8^{\circ}C$$

The junction temperature of 122.8°C is below the maximum junction temperature of 125°C so no extra heat enhancement is required.

In some operation environments, the calculated junction temperature might exceed the maximum junction temperature of 125°C and an external thermal solution such as a heatsink is required.

8.3 HEATSINK EVALUATION

A heatsink is expanding the surface area of the device to which it is attached. θ_{JA} is now a combination of device case and heat-sink thermal resistance, as the heat flowing from the die junction to ambient goes through the package and the heatsink. θ_{JA} can be calculated as follows:

Equation 2:
$$\theta_{JA} = \theta_{JC} + \theta_{CH} + \theta_{HA}$$

Where:

 θ_{JC} = Junction-to-Case Thermal Resistance θ_{CH} = Case-to-Heatsink Thermal Resistance θ_{HA} = Heatsink-to-Ambient Thermal Resistance

 θ_{CH} + θ_{HA} determines which heatsink and heatsink attachment can be selected to ensure the junction temperature does not exceed the maximum junction temperature. According to Equation 1 and 2,

 θ_{CH} + θ_{HA} can be calculated as follows:

Equation 3: θ_{CH} + θ_{HA} = $(T_i - T_A) / P - \theta_{JC}$

Assume:

$$T_j = 125^{\circ}C (T_{jmax})$$
$$T_A = 85^{\circ}C$$
$$P = 1.8W$$
$$\theta_{1C} = 9^{\circ}C/W$$

 θ_{CH} + θ_{HA} can be calculated as follows:

 θ_{CH} + θ_{HA} = (125°C - 85°C) / 1.8W - 9°C/W = 13.2°C/W

That is, if a heatsink and heatsink attachment whose θ_{CH^+} θ_{HA} is below or equal to 13.2°C/W is used in such operation environment, the junction temperature will not exceed the maximum junction temperature.

Package	Pin Count	Thermal Pad	θ _{JC} (°C/W)	θ _{JB} (°C/W)		e) _{JA} (°C/W) Ai	ir Flow in m/s			
i uokago i in t		inoniai i uu	•JC (•···)	•JB(•···)	0	1	2	3	4	5	
CABGA/BC208	208	No	9	9.9	29.6	25.3	23.4	22.3	21.6	21	

9 ELECTRICAL SPECIFICATIONS

9.1 ABSOLUTE MAXIMUM RATING

Table 46: Absolute Maximum Rating

Symbol	Parameter	Min	Max	Unit
V _{DD}	Supply Voltage VDD	-0.5	3.6	V
V _{IN}	Input Voltage (non-supply pins)		5.5	V
V _{OUT}	Output Voltage (non-supply pins)		5.5	V
T _A	Ambient Operating Temperature Range	-40	+85	٦°
T _{STOR}	Storage Temperature	-50	+150	C°

9.2 RECOMMENDED OPERATION CONDITIONS

Table 47: Recommended Operation Conditions

Symbol	Parameter	Min	Тур	Мах	Unit
V _{DD}	Power Supply (DC voltage) VDD	3.0	3.3	3.6	V
T _A	Ambient Temperature Range	-40		+85	°C
I _{DD}	Supply Current		582	633	mA
P _{TOT}	Total Power Dissipation		1.92	2.28	W

9.3 I/O SPECIFICATIONS

IESAS

- 9.3.1 AMI INPUT / OUTPUT PORT
- 9.3.1.1 Structure

IDT82V3288



Figure 27. 64 kHz + 8 kHz Signal Structure



Figure 28. 64 kHz + 8 kHz + 0.4 kHz Signal Structure

9.3.1.2 I/O Level







Figure 30. 64 kHz + 8 kHz / 64 kHz + 8 kHz + 0.4 kHz Signal Output Level





For a transformer with a turns ratio of 1:1, a 3:1 ratio potential divider R_{load} must be used to achieve the required 1 V pk-pk voltage level for the positive and negative pulses.

Figure 31. AMI Input / Output Port Line Termination (Recommended)

Table 48: AMI Input / Output Port Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit
t _{PW}	Input Pulse Width	1.56	7.8	14.04	μS
t _{R/F}	Input Pulse Rise/Fall Time			5	μS
V _{IH}	Input Voltage High	2.5		V _{DD} + 0.3	V
V _{IM}	Input Voltage Middle	1.5	1.65	1.8	V
V _{IL}	Input Voltage Low	0		1.4	V
I _{OUT}	Output Current Drive			20	mA
V _{OH}	Output Voltage High, Output Current = 20 mA	V _{DD} - 0.16			V
V _{OL}	Output Voltage Low, Output Current = 20 mA			0.16	V
R _{TEST}	Nominal Test Load Impedance		110		Ω
V _{MARK}	'Mark' Amplitude after Transformer	0.9	1.0	1.1	V
V _{SPACE}	"Space" Amplitude after Transformer	-0.1	0	0.1	V

9.3.1.3 Over-Voltage Protection

The device may require over-voltage protection on AMI input ports according to ITU Recommendation K.41.

9.3.2 CMOS INPUT / OUTPUT PORT

From Table 49 to Table 52, V_{DD} is 3.3 V.

Table 49: CMOS Input Port Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V _{IH}	Input Voltage High	0.7V _{DD}			V	
V _{IL}	Input Voltage Low			0.2V _{DD}	V	
I _{IN}	Input Current			10	μA	
V _{IN}	Input Voltage	-0.5		5.5	V	

Table 50: CMOS Input Port with Internal Pull-Up Resistor Electrical Characteristics

Parameter	Description	Min	Тур	Мах	Unit	Test Condition
V _{IH}	Input Voltage High	0.7V _{DD}			V	
V _{IL}	Input Voltage Low			0.2V _{DD}	V	
PU	Pull-Up Resistor	10		80	KΩ	
I _{IN}	Input Current			250	μA	
V _{IN}	Input Voltage	-0.5		5.5	V	

Table 51: CMOS Input Port with Internal Pull-Down Resistor Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V _{IH}	Input Voltage High	0.7V _{DD}			V	
V _{IL}	Input Voltage Low			0.2V _{DD}	V	
		10		80		other CMOS input port with internal pull-down resistor
PD	Pull-Down Resistor	5		40	KΩ	TRST and TCK pin
		100		300		A[6:0], AD[7:0] pins
				350		other CMOS input port with internal pull-down resistor
I _{IN}	Input Current			700	μΑ	TRST and TCK pin
				40		A[6:0], AD[7:0] pins
V _{IN}	Input Voltage	-0.5		5.5	V	

Table 52: CMOS Output Port Electrical Characteristics

Application Pin	Parameter	Description	Min	Тур	Max	Unit	Test Condition
	V _{OH}	Output Voltage High	2.4		V _{DD}	V	I _{OH} = 8 mA
Output Clock	V _{OL}	Output Voltage Low	0		0.4	V	I _{OL} = 8 mA
	t _R	Rise time		3	4	ns	15 pF
	t _F	Fall time		3	4	ns	15 pF
	V _{OH}	Output Voltage High	2.5		V _{DD}	V	I _{OH} = 4 mA
Other Output	V _{OL}	Output Voltage Low	0		0.4	V	I _{OL} = 4 mA
	t _R	Rise Time			10	ns	50 pF
	t _F	Fall Time			10	ns	50 pF

9.3.3 PECL / LVDS INPUT / OUTPUT PORT

9.3.3.1 PECL Input / Output Port

ENESAS

IDT82V3288







Figure 33. Recommended PECL Output Port Line Termination

Table 53: PECL Input / Output Port Electrical Characteristics

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V _{IL}	Input Low Voltage, Differential Inputs ¹	V _{DD} - 2.5		V _{DD} - 0.5	V	
V _{IH}	Input High Voltage, Differential Inputs ¹	V _{DD} - 2.4		V _{DD} - 0.4	V	
V _{ID}	Input Differential Voltage	0.1		1.4	V	
V_{IL_S}	Input Low Voltage, Single-ended Input ²	V _{DD} - 2.4		V _{DD} - 1.5	V	
V _{IH_S}	Input High Voltage, Single-ended Input ²	V _{DD} - 1.3		V _{DD} - 0.5	V	
Ι _{ΙΗ}	Input High Current, Input Differential Voltage V _{ID} = 1.4 V	-10		10	μΑ	
۱ _{IL}	Input Low Current, Input Differential Voltage V _{ID} = 1.4 V	-10		10	μA	
V _{OL}	Output Voltage Low ³	V _{DD} - 2.1		V _{DD} - 1.62	V	
V _{OH}	Output Voltage High ³	V _{DD} - 1.25		V _{DD} - 0.88	V	
V _{OD}	Output Differential Voltage ³	580		900	mV	
t _{RISE}	Output Rise time (20% to 80%)	200		300	pS	
t _{FALL}	Output Fall time (20% to 80%)	200		300	pS	
t _{SKEW}	Output Differential Skew			50	pS	

2. Unused differential input terminated to V_{DD}-1.4 V.

3. With 50 Ω load on each pin to V_DD-2 V, i.e. 82 to GND and 130 to V_DD.

9.3.3.2 LVDS Input / Output Port

ESAS

DT82V3288









Figure 35. Recommended LVDS Output Port Line Termination

Parameter	Description	Min	Тур	Max	Unit	Test Condition
V _{CM}	Input Common-mode Voltage Range	0	1200	2400	mV	
V _{DIFF}	Input Peak Differential Voltage	100		900	mV	
V _{IDTH}	Input Differential Threshold	-100		100	mV	
R _{TERM}	External Differential Termination Impedance	95	100	105	Ω	
V _{OH}	Output Voltage High	1350		1475	mV	R_{LOAD} = 100 Ω ± 1%
V _{OL}	Output Voltage Low	925		1100	mV	R _{LOAD} = 100 Ω ± 1%
V _{OD}	Differential Output Voltage	250		400	mV	R _{LOAD} = 100 Ω ± 1%
V _{OS}	Output Offset Voltage	1125		1275	mV	R _{LOAD} = 100 Ω ± 1%
R _O	Differential Output Impedance	80	100	120	Ω	V _{CM} = 1.0 V or 1.4 V
ΔR_0	R _O Mismatch between A and B			20	%	V _{CM} = 1.0 V or 1.4 V
ΔV_{OD}	Change in $V_{\mbox{\scriptsize OD}}$ between Logic 0 and Logic 1			25	mV	R _{LOAD} = 100 Ω ± 1%
ΔV_{OS}	Change in $V_{\mbox{OS}}$ between Logic 0 and Logic 1			25	mV	R_{LOAD} = 100 Ω ± 1%
I _{SA} , I _{SB}	Output Current			24	mA	Driver shorted to GND
I _{SAB}	Output Current			12	mA	Driver shorted together
t _{RISE}	Output Rise time (20% to 80%)	200		300	pS	R _{LOAD} = 100 Ω ± 1%
t _{FALL}	Output Fall time (20% to 80%)	200		300	pS	R_{LOAD} = 100 Ω ± 1%
t _{SKEW}	Output Differential Skew			50	pS	R_{LOAD} = 100 Ω ± 1%

9.4 JITTER & WANDER PERFORMANCE

Table 55: Output Clock Jitter Generation

Peak to Peak Typ	RMS Typ	Note	Test Filter
<2 ns	<200 ps		20 Hz - 100 kHz
<1 ns	<100 ps	See Table 56: Output Clock Phase Noise for details	20 Hz - 100 kHz
<2 ns	<200 ps		10 Hz - 40 kHz
<1 ns	<100 ps	See Table 56: Output Clock Phase Noise for details	10 Hz - 40 kHz
<1 ns	<100 ps	See Table 56: Output Clock Phase Noise for details	100 Hz - 800 kHz
<2 ns	<200 ps		100 Hz - 800 kHz
<1 ns	<100 ps	See Table 56: Output Clock Phase Noise for details	10 Hz - 400 kHz
<2 ns	<200 ps		10 Hz - 400 kHz
0.004 UI p-p	0.001 UI RMS	GR-253, G.813 Option 2 limit 0.1 UI p-p (1 UI-6430 ps)	12 kHz - 1.3 MHz
0.004 UI p-p	0.001 UI RMS	G.813 Option 1, G.812 limit 0.5 UI p-p (1 UI-6430 ps)	500 Hz - 1.3 MHz
0.001 UI p-p	0.001 UI RMS	G.813 Option 1 limit 0.1 UI p-p (1 UI-6430 ps)	65 kHz - 1.3 MHz
0.018 UI p-p	0.007 UI RMS	GR-253, G.813 Option 2 limit 0.1 UI p-p (1 UI-1608 ps)	12 kHz - 5 MHz
0.028 UI p-p	0.009 UI RMS	G.813 Option 1, G.812 limit 0.5 UI p-p (1 UI-1608 ps)	1 kHz - 5 MHz
0.002 UI p-p	0.001 UI RMS	G.813 Option 1, G.812 limit 0.1 UI p-p (1 UI-160 8ps)	250 kHz - 5 MHz
0.162 UI p-p	0.03 UI RMS	G.813 Option 1, G.812 limit 0.5 UI p-p (1 UI-402 ps)	5 kHz - 20 MHz
0.01 UI p-p	0.009 UI RMS	G.813 Option 1, G.812 limit 0.1 UI p-p (1 UI-402 ps)	1 MHz - 20 MHz
2	Typ <2 ns	Typ Typ <2 ns	Typ Typ Note <2 ns

Table 56: Output Clock Phase Noise

Output Clock ¹	@100Hz Offset Typ	@1kHz Offset Typ	@10kHz Offset Typ	@100kHz Offset Typ	@1MHz Offset Typ	@5MHz Offset Typ	Unit
622.08 MHz (T0 DPLL + T0/T4 APLL)	-70	-86	-95	-100	-107	-128	dBC/Hz
155.52 MHz (T0 DPLL + T0/T4 APLL)	-82	-98	-107	-112	-119	-140	dBC/Hz
38.88 MHz (T0 DPLL + T0/T4 APLL)	-94	-110	-118	-124	-131	-143	dBC/Hz
16E1 (T0/T4 APLL)	-94	-110	-118	-125	-131	-142	dBC/Hz
16T1 (T0/T4 APLL)	-95	-112	-120	-127	-132	-143	dBC/Hz
E3 (T0/T4 APLL)	-93	-109	-116	-124	-131	-138	dBC/Hz
T3 (T0/T4 APLL)	-92	-108	-116	-122	-126	-141	dBC/Hz
Note: 1. CMAC E2747 TCXO is used.							

Table 57: Input Jitter Tolerance (155.52 MHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
12 μHz	> 2800
178 μHz	> 2800
1.6 mHz	> 311
15.6 mHz	> 311
0.125 Hz	> 39
19.3 Hz	> 39
500 Hz	> 1.5
6.5 kHz	> 1.5
65 kHz	> 0.15
1.3 MHz	> 0.15

Table 58: Input Jitter Tolerance (1.544 MHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
1 Hz	150
5 Hz	140
20 Hz	130
300 Hz	38
400 Hz	25
700 Hz	15
2400 Hz	5
10 kHz	1.2
40 kHz	0.5

Table 59: Input Jitter Tolerance (2.048 MHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
1 Hz	150
5 Hz	140
20 Hz	130
300 Hz	40
400 Hz	33
700 Hz	18
2400 Hz	5.5
10 kHz	1.3
50 kHz	0.4
100 kHz	0.4

Table 60: Input Jitter Tolerance (8 kHz)

Jitter Frequency	Jitter Tolerance Amplitude (UI p-p)
1 Hz	0.8
5 Hz	0.7
20 Hz	0.6
300 Hz	0.16
400 Hz	0.14
700 Hz	0.07
2400 Hz	0.02
3600 Hz	0.01

Table 61: T0 DPLL Jitter Transfer & Damping Factor

3 dB Bandwidth	Programmable Damping Factor
0.5 mHz	1.2, 2.5, 5, 10, 20
1 mHz	1.2, 2.5, 5, 10, 20
2 mHz	1.2, 2.5, 5, 10, 20
4 mHz	1.2, 2.5, 5, 10, 20
8 mHz	1.2, 2.5, 5, 10, 20
15 mHz	1.2, 2.5, 5, 10, 20
30 mHz	1.2, 2.5, 5, 10, 20
60 mHz	1.2, 2.5, 5, 10, 20
0.1 Hz	1.2, 2.5, 5, 10, 20
0.3 Hz	1.2, 2.5, 5, 10, 20
0.6 Hz	1.2, 2.5, 5, 10, 20
1.2 Hz	1.2, 2.5, 5, 10, 20
2.5 Hz	1.2, 2.5, 5, 10, 20
4 Hz	1.2, 2.5, 5, 10, 20
8 Hz	1.2, 2.5, 5, 10, 20
18 Hz	1.2, 2.5, 5, 10, 20
35 Hz	1.2, 2.5, 5, 10, 20
70 Hz	1.2, 2.5, 5, 10, 20
560 Hz	1.2, 2.5, 5, 10, 20

Table 62: T4 DPLL Jitter Transfer & Damping Factor

3 dB Bandwidth	Programmable Damping Factor
18 Hz	1.2, 2.5, 5, 10, 20
35 Hz	1.2, 2.5, 5, 10, 20
70 Hz	1.2, 2.5, 5, 10, 20
560 Hz	1.2, 2.5, 5, 10, 20

9.5 OUTPUT WANDER GENERATION



Figure 36. Output Wander Generation

9.6 INPUT / OUTPUT CLOCK TIMING

IESAS

DT82V3288

The inputs and outputs are aligned ideally. But due to the circuit delays, there is delay between the inputs and outputs.



Figure 37. Input / Output Clock Timing

Table 63: Input/Output Clock Timing ³

Symbol	Typical Delay ¹ (ns)	Peak to Peak Delay Variation ² (ns)
t ₁	4	1.6
t ₂	1	1.6
t ₃	1	1.6
t ₄	2	1.6
t ₅	1.4	1.6
t ₆	3	1.6
Note:		

1. Typical delay provided as reference only.

2. 'Peak to Peak Delay Variation' is the delay variation that is guaranteed not to be exceeded for IN11 in Master/Slave operation and for any other input in line card operation mode. 3. Tested when IN11 is selected.

Electrical Specifications

9.7 OUTPUT CLOCK TIMING

ENESAS

IDT82V3288



Table 64: Output Clock Timing

Symbol	Typical Delay (ns)	Peak to Peak Delay Variation (ns)
t ₁	0	2
t ₂	0	2
t ₃	0	2
t ₄	0	2
t ₅	0	2
t ₆	0	2
t ₇	0	2
t ₈	0	2
t ₉	0	2
t ₁₀	0	2
t ₁₁	0	1.5
t ₁₂	0	1.5 (not recommended to use)
t ₁₃	0	1.5 (not recommended to use)

Renesas



Glossary

3G	 Third Generation
ADSL	 Asymmetric Digital Subscriber Line
APLL	 Analog Phase Locked Loop
ATM	 Asynchronous Transfer Mode
BITS	 Building Integrated Timing Supply
CMOS	 Complementary Metal-Oxide Semiconductor
DCO	 Digital Controlled Oscillator
DPLL	 Digital Phase Locked Loop
DSL	 Digital Subscriber Line
DSLAM	 Digital Subscriber Line Access MUX
DWDM	 Dense Wavelength Division Multiplexing
EPROM	 Erasable Programmable Read Only Memory
GPS	 Global Positioning System
GSM	 Global System for Mobile Communications
liR	 Infinite Impulse Response
IP	 Internet Protocol
ISDN	 Integrated Services Digital Network
JTAG	 Joint Test Action Group
LPF	 Low Pass Filter
LVDS	 Low Voltage Differential Signal
MTIE	 Maximum Time Interval Error
MUX	 Multiplexer
OBSAI	 Open Base Station Architecture Initiative
OC-n	 Optical Carried rate, n = 1, 3, 12, 48, 192, 768; 51 Mbit/s, 155 Mbit/s, 622 Mbit/s, 2.5 Gbit/s, 10 Gbit/s, 40 Gbit/s.
РВО	 Phase Build-Out
PDH	 Plesiochronous Digital Hierarchy

RENESAS

PECL	 Positive Emitter Coupled Logic
PFD	 Phase & Frequency Detector
PLL	 Phase Locked Loop
RMS	 Root Mean Square
PRS	 Primary Reference Source
SDH	 Synchronous Digital Hierarchy
SEC	 SDH / SONET Equipment Clock
SMC	 SONET Minimum Clock
SONET	 Synchronous Optical Network
SSU	 Synchronization Supply Unit
STM	 Synchronous Transfer Mode
TCM-ISDN	 Time Compression Multiplexing Integrated Services Digital Network
TDEV	 Time Deviation
UI	 Unit Interval
WLL	 Wireless Local Loop

RENESAS

Index

Α

AMI Violation	21
Averaged Phase Error	35
В	
Bandwidths and Damping Factors	
Acquisition Bandwidth and Damping Factor	
Locked Bandwidth and Damping Factor	
Starting Bandwidth and Damping Factor	
C	
Calibration	20
Coarse Phase Loss	
Crystal Oscillator	20
Current Frequency Offset	35
D	
200	

-
DCO
Division Factor
DPLL Hard Alarm28
DPLL Hard Limit28
DPLL Operating Mode 35, 36 Free-Run mode 35, 36 Holdover mode 35, 36 Automatic Fast Averaged 36 Automatic Instantaneous 36 Automatic Slow Averaged 36 Manual 36 Locked mode 35, 36 Temp-Holdover mode 35 Lost-Phase mode 35 Pre-Locked mode 35 Pre-Locked mode 35 Pre-Locked mode 35
DPLL Soft Alarm
DPLL Soft Limit
E
External Sync Alarm43 F
Fast Loss

Fine Phase Loss
Frequency Hard Alarm
Frequency Hard Alarm Threshold
H
п
Hard Limit
Holdover Frequency Offset
I
IIR
Input Clock Frequency
Input Clock Selection 26 Automatic selection 27, 30 External Fast selection 26, 30 Forced selection 27, 30 Internal Leaky Bucket Accumulator 24 Bucket Size 24
Decay Rate
L
Limit
Line Card Application
LOS24, 30
LPF

Μ

Master / Slave Application	48
Master / Slave Configuration	45
Master Clock	20
Microprocessor Interface	50
microprocessor interface	
EPROM	51
Intel	54
Motorola	56
Multiplexed	52
Serial	

Index

RENESAS

Ν

No-activity Alarm	24, 30
Р	
PBO	
PFD	35
Phase Lock Alarm	29, 30
Phase Offset	
Phase-compared	28, 38
Phase-time	
Pre-Divider	
DivN Divider	22

HF Divider 22 Lock 8k Divider 22
R
Reference Clock
S
Selected Input Clock Switch
Non-Revertive switch 31 Revertive switch 30
State Machine
V
Validity

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

09/28/2005 pgs. 155. 06/22/2006 pgs. 47

03/14/2007 pgs. 152

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.