


General Description

The 8101925 is a high performance, low jitter/low phase noise VCXO from IDT. The 8101925 works in conjunction with a 25MHz pullable crystal to generate an LVCMOS/LVTTTL output clock of 25MHz from an input clock of 5MHz or 19.44MHz. The output range is ± 100 ppm around the nominal crystal frequency. The device is packaged in a small 16 TSSOP package and is ideal for use on space constrained boards.

Features

- One single-ended LVCMOS or LVTTTL output
- One single-ended clock accepts the following input types: LVCMOS, LVTTTL
- Output frequency: 25MHz
- Accepts 5MHz or 19.44MHz with auto input frequency detect
- Absolute pull range (APR): ± 100 ppm
- RMS phase jitter. (12kHz – 5MHz): 0.4ps (typical)
- Full 3.3V supply, or 3.3V core/2.5V output supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- **For functional replacement part use 810252**

Block Diagram



Pin Assignment

nc	1	16	V _{DD}
GND	2	15	CLK
Q	3	14	GND
V _{DD0}	4	13	LF1
nc	5	12	LF0
nc	6	11	XTAL_IN
V _{DDA}	7	10	XTAL_OUT
V _{DD}	8	9	GND

8101925

16-Lead TSSOP
4.4mm x 5.0mm x 0.925mm
package body
G Package
Top View

Table 1. Pin Descriptions

Number	Name	Type		Description
1, 5, 6	nc	Unused		No connect.
2, 9, 14	GND	Power		Power supply ground.
3	Q	Output		Single-ended clock output. LVCMOS/ LVTTTL interface levels.
4	V _{DDO}	Power		Output power supply pin.
7	V _{DDA}	Power		Analog supply pin.
8, 16	V _{DD}	Power		Core power supply pins.
10, 11	XTAL_OUT, XTAL_IN	Input		VCXO crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
12	LF0	Analog Input/ Output		Output to external loop filter. Charge pump output.
13	LF1	Analog Input/ Output		Input from external loop filter. VCXO control voltage input.
15	CLK	Input	Pulldown	Single-ended clock input with auto frequency detect. LVCMOS/LVTTTL interface levels.

NOTE: *Pulldown* refers to an internal input resistor. See Table 2, *Pin Characteristics*, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{OUT}	Output Impedance	V _{DDO} = 3.3V±5%		17		Ω
		V _{DDO} = 2.5V±5%		20		Ω

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, V_O	-0.5V to $V_{DD} + 0.5V$
Package Thermal Impedance, θ_{JA}	81.2°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.05$	3.3	V_{DD}	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current				83	mA
I_{DDA}	Analog Supply Current				5	mA
I_{DDO}	Output Supply Current				1	mA

Table 3B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.05$	2.5	V_{DD}	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current				81	mA
I_{DDA}	Analog Supply Current				5	mA
I_{DDO}	Output Supply Current				1	mA

Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	$V_{DD} = 3.465V$	2		$V_{DD} + 0.3$	V
		$V_{DD} = 2.625V$	1.7		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	$V_{DD} = 3.465V$	-0.3		0.8	V
		$V_{DD} = 2.625V$	-0.3		0.7	V
V_{LF1}	VCXO Control Voltage		0		V_{DD}	V
I_{IH}	Input High Current	$V_{DD} = V_{IN} = 3.465V$ or $2.625V$			150	μA
I_{IL}	Input Low Current	$V_{DD} = 3.465V$ or $2.625V$, $V_{IN} = 0V$	-5			μA
V_{OH}	Output High Voltage	$V_{DDO} = 3.3V \pm 5\%$, $I_{OH} = -12mA$	2.6			V
		$V_{DDO} = 2.5V \pm 5\%$, $I_{OH} = -12mA$	1.8			V
V_{OL}	Output Low Voltage	$V_{DDO} = 3.3V$ or $2.5V \pm 5\%$, $I_{OL} = 12mA$			0.5	V

AC Electrical Characteristics

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency			25		MHz
f_{IN}	Input Frequency				5	MHz
					19.44	MHz
$t_{jit}(\theta)$	RMS Phase Jitter (Random); NOTE 1	$f_{OUT} = 25MHz$, Integration Range: 12kHz – 5MHz		0.4		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	650		1050	ps
odc	Output Duty Cycle		40		60	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 48Hz bandwidth filter.

NOTE 1: Refer to the Phase Noise Plot.


Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency			25		MHz
f_{IN}	Input Frequency				5	MHz
					19.44	MHz
$t_{jit}(\theta)$	RMS Phase Jitter (Random);	$f_{OUT} = 25MHz$, Integration Range: 12kHz – 5MHz		0.4		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	900		1600	ps
odc	Output Duty Cycle		40		60	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 48Hz bandwidth filter.


Typical Phase Noise at 25MHz




Parameter Measurement Information




3.3V Core/3.3V LVCMOS Output Load AC Test Circuit




3.3V Core/2.5V LVCMOS Output Load AC Test Circuit



RMS Phase Jitter



Output Rise/Fall Time



Output Duty Cycle/Pulse Width/Period

Applications Information


Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance (C_L). In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the *VCXO Crystal Selection Application Note*.

The crystal's load capacitance C_L characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors (C_{TUNE}).

If the crystal's C_L is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal's C_L is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than the crystal specification. In either case, the absolute tuning range is reduced. The correct value of C_L is dependent on the characteristics of the VCXO. The recommended C_L in the Crystal Parameter Table balances the tuning range by centering the tuning curve.

The frequency of oscillation in the third overtone mode is not necessarily at exactly three times the fundamental frequency. The mechanical properties of the quartz element dictate the position of the overtones relative to the fundamental. The oscillator circuit may excite both the fundamental and overtone modes simultaneously. This will cause a nonlinearity in the tuning curve. This potential problem is the reason VCXO crystals are required to be tested for absence of any activity inside a ± 200 ppm window at three times the fundamental frequency. Refer to F_{L_3OVT} and $F_{L_3OVT_spurs}$ in the Crystal Characteristics Table.

The crystal and external loop filter components should be kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.



VCXO Characteristics Table

Symbol	Parameter	Typical	Units
k_{VCXO}	VCXO Gain	15	kHz/V
C_{V_LOW}	Low Varactor Capacitance	9.8	pF
C_{V_HIGH}	High Varactor Capacitance	22.7	pF

VCXO-PLL Loop Bandwidth Selection Table

Bandwidth	Crystal Frequency (MHz)	R_S (k Ω)	C_S (μ F)	C_P (pF)
48Hz (Low)	25MHz	50	1	1500
210Hz (Mid)	25MHz	220	0.03	270
478Hz (High)	25MHz	500	0.01	100

Crystal Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
	Mode of Oscillation		Fundamental			
f_N	Frequency			25		MHz
f_T	Frequency Tolerance				± 20	ppm
f_S	Frequency Stability				± 20	ppm
	Operating Temperature Range		-40		+85	$^{\circ}$ C
C_L	Load Capacitance			10		pF
C_O	Shunt Capacitance			4		pF
F_{L_3OVT}	3 rd Overtone F_L		200			ppm
$F_{L_3OVT_spurs}$	3 rd Overtone F_L Spurs		200			ppm
C_O / C_1	Pullability Ratio			220	240	
ESR	Equivalent Series Resistance				40	Ω
	Drive Level				1	mW
	Aging @ 25 $^{\circ}$ C	First Year			± 3	ppm
		Ten Years			± 10	ppm

Recommendations for Unused Input Pins

Inputs:

CLK Input

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1\text{k}\Omega$ resistor can be tied from the CLK input to ground.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1\text{k}\Omega$ resistor can be tied from XTAL_IN to ground.

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 8101925 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} and V_{DDO} should be individually connected to the power supply plane through vias, and $0.01\mu\text{F}$ bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a $10\mu\text{F}$ bypass capacitor be connected to the V_{DDA} pin.




Figure 1. Power Supply Filtering

Power Considerations

This section provides information on power dissipation and junction temperature for the 8101925. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8101925 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

- Power (core)_{MAX} = $V_{DD_MAX} * (I_{DD} + I_{DDA}) = 3.465V * (83mA + 5mA) = \mathbf{304.92mW}$
- Power (output)_{MAX} = $V_{DDO_MAX} * I_{DDO_MAX} = 3.465V * 1mA = \mathbf{3.465mW}$
- Output Impedance R_{OUT} Power Dissipation due to Loading 50Ω to $V_{DD}/2$
Output Current $I_{OUT} = V_{DD_MAX} / [2 * (50\Omega + R_{OUT})] = 3.465V / [2 * (50\Omega + 17\Omega)] = \mathbf{25.8mA}$
- Power Dissipation on the R_{OUT} per LVCMOS output
Power (R_{OUT}) = $R_{OUT} * (I_{OUT})^2 = 17\Omega * (25.8mA)^2 = \mathbf{11.3mW}$ per output

Total Power Dissipation

Total Power

$$\begin{aligned}
 &= \text{Power (core)}_{MAX} + \text{Power (output)}_{MAX} + \text{Power (R}_{OUT}) \\
 &= 304.92mW + 3.465mW + 11.3mW \\
 &= \mathbf{319.685mW}
 \end{aligned}$$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_{total} + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_{total} = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 81.2°C/W per Table 5 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ\text{C} + 0.320\text{W} * 81.2^\circ\text{C/W} = 111^\circ\text{C}. \text{ This is below the limit of } 125^\circ\text{C}.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 5. Thermal Resistance θ_{JA} for 16 Lead TSSOP, Forced Convection

θ_{JA} by Velocity			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	81.2°C/W	73.9°C/W	70.2°C/W

Reliability Information

Table 6. θ_{JA} vs. Air Flow Table for a 16 Lead TSSOP

θ_{JA} vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	81.2°C/W	73.9°C/W	70.2°C/W

Transistor Count

The transistor count for 8101925: 2265

Package Outline and Package Dimensions

Package Outline - G Suffix for 16 Lead TSSOP




Table 7. Package Dimensions for 16 Lead TSSOP

All Dimensions in Millimeters		
Symbol	Minimum	Maximum
N	16	
A		1.20
A1	0.5	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E	6.40 Basic	
E1	4.30	4.50
e	0.65 Basic	
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8101925AGILF	01925AIL	16 Lead "Lead-Free" TSSOP	Tube	-40°C to 85°C
8101925AGILFT	01925AIL	16 Lead "Lead-Free" TSSOP	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History Sheet

Rev	Table	Page	Description of Change	Date
A		1	Product Discontinuation Notice - Last time buy expires November 2, 2016. PDN# CQ-15-05 Update data sheet format.	11/4/15
B		1	Obsolete datasheet per PDN# CQ-15-05. Updated datasheet header/footer.	11/7/16

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.