

## FEATURES:

- 1:1 registered buffer
- Meets or exceeds JEDEC standards for SSTV16857 and SSTV16857
- 2.3V to 2.7V operation for PC1600, PC2100, and PC2700
- 2.5V to 2.7V operation for PC3200
- SSTL\_2 Class II style data inputs/outputs
- Differential CLK input
- **RESET** control compatible with LVCMOS levels
- Flow-through architecture for optimum PCB design
- Drive up to equivalent of 18 SDRAM loads
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in TSSOP package

## DESCRIPTION:

The SSTV16857 is a 14-bit registered buffer designed for 2.3V-2.7V VDD for PC1600-PC2700, and 2.5V-2.7V VDD for PC3200, and supports low standby operation. All data inputs and outputs are SSTL\_2 level compatible with JEDEC standard for SSTL\_2.


**RESET** is an LVCMOS input since it must operate predictably during the power-up phase. **RESET**, which can be operated independent of CLK and  $\overline{\text{CLK}}$ , must be held in the low state during power-up in order to ensure predictable outputs (low state) before a stable clock has been applied.

**RESET**, when in the low state, will disable all input receivers, reset all registers, and force all outputs to a low state, before a stable clock has been applied. With inputs held low and a stable clock applied, outputs will remain low during the Low-to-High transition of **RESET**.

## APPLICATIONS:

- Along with CSPT857C/D, Zero Delay PLL Clock buffer, provides complete solution for DDR1 DIMMs

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

February 2009

## PIN CONFIGURATION

Q1	1	48	D1
Q2	2	47	D2
GND	3	46	GND
V <sub>DDQ</sub>	4	45	V <sub>DD</sub>
Q3	5	44	D3
Q4	6	43	D4
Q5	7	42	D5
GND	8	41	D6
V <sub>DDQ</sub>	9	40	D7
Q6	10	39	CLK
Q7	11	38	CLK
V <sub>DDQ</sub>	12	37	V <sub>DD</sub>
GND	13	36	GND
Q8	14	35	V <sub>REF</sub>
Q9	15	34	RESET
V <sub>DDQ</sub>	16	33	D8
GND	17	32	D9
Q10	18	31	D10
Q11	19	30	D11
Q12	20	29	D12
V <sub>DDQ</sub>	21	28	V <sub>DD</sub>
GND	22	27	GND
Q13	23	26	D13
Q14	24	25	D14

TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
V <sub>DD</sub> or V <sub>DDQ</sub>	Supply Voltage Range	-0.5 to 3.6	V
V <sub>I</sub> <sup>(2)</sup>	Input Voltage Range	-0.5 to V <sub>DD</sub> + 0.5	V
V <sub>O</sub> <sup>(3)</sup>	Output Voltage Range	-0.5 to V <sub>DDQ</sub> + 0.5	V
I <sub>IK</sub>	Input Clamp Current, V <sub>I</sub> < 0	-50	mA
I <sub>OK</sub>	Output Clamp Current, V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DDQ</sub>	±50	mA
I <sub>O</sub>	Continuous Output Current, V <sub>O</sub> = 0 to V <sub>DDQ</sub>	±50	mA
V <sub>DD</sub>	Continuous Current through each V <sub>DD</sub> , V <sub>DDQ</sub> or GND	±100	mA
T <sub>TSG</sub>	Storage Temperature Range	-65 to +150	°C

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
3. The output current will flow if the following conditions are observed:
  - a) Output in HIGH state
  - b) V<sub>O</sub> = V<sub>DDQ</sub>

## FUNCTION TABLE<sup>(1)</sup>

Input				Q Outputs
RESET	CLK	CLK	D	
H	↑	↓	L	L
H	↑	↓	H	H
H	L or H	L or H	X	Q <sup>(2)</sup>
L	X	X	X	L

### NOTES:

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW to HIGH  
↓ = HIGH to LOW

2. Q = Output level before the indicated steady-state conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (PC1600-PC2700)

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $VDD = 2.5\text{V} \pm 0.2\text{V}$ ,  $VDDQ = 2.5\text{V} \pm 0.2\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IK}$	Control Inputs	$VDD = 2.3\text{V}$ , $Ii = -18\text{mA}$	—	—	-1.2	V
$V_{OH}$		$VDD = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OH} = -100\mu\text{A}$	$VDD - 0.2$	—	—	V
		$VDD = 2.3\text{V}$ , $I_{OH} = -16\text{mA}$	1.95	—	—	
$V_{OL}$		$VDD = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$VDD = 2.3\text{V}$ , $I_{OL} = 16\text{mA}$	—	—	0.35	
$Ii$	All Inputs	$VDD = 2.7\text{V}$ , $Vi = VDD$ or GND	—	—	$\pm 5$	$\mu\text{A}$
$I_{DD}$	Static Standby	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = VDD$ , $Vi = Vi_{H(\text{AC})}$ or $Vi_{L(\text{AC})}$	—	—	—	
$I_{DDD}$	Dynamic Operating (Clock Only)	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = VDD$ , $Vi = Vi_{H(\text{AC})}$ or $Vi_{L(\text{AC})}$ , CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	—	—	$\mu\text{A/Clock}$ MHz
	Dynamic Operating (Per Each Data Input)	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = VDD$ , $Vi = Vi_{H(\text{AC})}$ or $Vi_{L(\text{AC})}$ , CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	—	—	$\mu\text{A/Clock}$ MHz/Data Input
$r_{OH}$	Output HIGH	$VDD = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OH} = -20\text{mA}$	7	—	20	$\Omega$
$r_{OL}$	Output LOW	$VDD = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OH} = 20\text{mA}$	7	—	20	$\Omega$
$r_{O(\Delta)}$	$ r_{OH} - r_{OL} $ each separate bit	$VDD = 2.5\text{V}$ , $TA = 25^{\circ}\text{C}$ , $I_{OH} = -20\text{mA}$	—	—	4	$\Omega$
$C_i$	Data Inputs	$VDD = 2.5\text{V}$ , $Vi = V_{REF} \pm 310\text{mV}$	2.5	—	3.5	pF
	CLK and $\overline{\text{CLK}}$	$Vi_{CR} = 1.25\text{V}$ , $Vi_{(PP)} = 360\text{mV}$	2.5	—	3.5	
	RESET	$Vi = VDD$ or GND	—	—	—	

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (PC3200)

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $VDD = 2.6\text{V} \pm 0.1\text{V}$ ,  $VDDQ = 2.6\text{V} \pm 0.1\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IK}$	Control Inputs	$VDD = 2.5\text{V}$ , $Ii = -18\text{mA}$	—	—	-1.2	V
$V_{OH}$		$VDD = 2.5\text{V}$ to $2.7\text{V}$ , $I_{OH} = -100\mu\text{A}$	$VDD - 0.2$	—	—	V
		$VDD = 2.5\text{V}$ , $I_{OH} = -16\text{mA}$	1.95	—	—	
$V_{OL}$		$VDD = 2.5\text{V}$ to $2.7\text{V}$ , $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$VDD = 2.5\text{V}$ , $I_{OL} = 16\text{mA}$	—	—	0.35	
$Ii$	All Inputs	$VDD = 2.7\text{V}$ , $Vi = VDD$ or GND	—	—	$\pm 5$	$\mu\text{A}$
$I_{DD}$	Static Standby	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = VDD$ , $Vi = Vi_{H(\text{AC})}$ or $Vi_{L(\text{AC})}$	—	—	—	
$I_{DDD}$	Dynamic Operating (Clock Only)	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = VDD$ , $Vi = Vi_{H(\text{AC})}$ or $Vi_{L(\text{AC})}$ , CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	—	—	$\mu\text{A/Clock}$ MHz
	Dynamic Operating (Per Each Data Input)	$Io = 0$ , $VDD = 2.7\text{V}$ , $\overline{\text{RESET}} = VDD$ , $Vi = Vi_{H(\text{AC})}$ or $Vi_{L(\text{AC})}$ , CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	—	—	$\mu\text{A/Clock}$ MHz/Data Input
$r_{OH}$	Output HIGH	$VDD = 2.5\text{V}$ to $2.7\text{V}$ , $I_{OH} = -20\text{mA}$	7	—	20	$\Omega$
$r_{OL}$	Output LOW	$VDD = 2.5\text{V}$ to $2.7\text{V}$ , $I_{OH} = 20\text{mA}$	7	—	20	$\Omega$
$r_{O(\Delta)}$	$ r_{OH} - r_{OL} $ each separate bit	$VDD = 2.6\text{V}$ , $TA = 25^{\circ}\text{C}$ , $I_{OH} = -20\text{mA}$	—	—	4	$\Omega$
$C_i$	Data Inputs	$VDD = 2.6\text{V}$ , $Vi = V_{REF} \pm 310\text{mV}$	2.5	—	3.5	pF
	CLK and $\overline{\text{CLK}}$	$Vi_{CR} = 1.3\text{V}$ , $Vi_{(PP)} = 360\text{mV}$	2.5	—	3.5	
	RESET	$Vi = VDD$ or GND	—	—	—	

OPERATING CHARACTERISTICS (PC1600-PC2700), TA = 25°C<sup>(1)</sup>

Symbol	Parameter		Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	V <sub>DDQ</sub>	—	—	2.7	V
V <sub>DDQ</sub>	Output Supply Voltage	2.3	2.5	—	2.7	V
V <sub>REF</sub>	Reference Voltage (V <sub>REF</sub> =V <sub>DDQ</sub> /2)	1.15	1.25	—	1.35	V
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> –40mV	V <sub>REF</sub>	V <sub>REF</sub> +40mV	—	V
V <sub>I</sub>	Input Voltage	0	—	—	V <sub>DD</sub>	V
V <sub>IH</sub>	AC High-Level Input Voltage	Data Inputs	V <sub>REF</sub> +310mV	—	—	V
V <sub>IL</sub>	AC Low-Level Input Voltage	Data Inputs	—	—	V <sub>REF</sub> –310mV	V
V <sub>IH</sub>	DC High-Level Input Voltage	Data Inputs	V <sub>REF</sub> +150mV	—	—	V
V <sub>IL</sub>	DC Low-Level Input Voltage	Data Inputs	—	—	V <sub>REF</sub> –150mV	V
V <sub>IH</sub>	High-Level Input Voltage	RESET	1.7	—	—	V
V <sub>IL</sub>	Low-Level Input Voltage	RESET	—	—	0.7	V
V <sub>ICR</sub>	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53	V
V <sub>I(PP)</sub>	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	—	mV
I <sub>OH</sub>	High-Level Output Current		—	—	–20	mA
I <sub>OL</sub>	Low-Level Output Current		—	—	20	
T <sub>A</sub>	Operating Free-Air Temperature		–40	—	+85	°C

NOTE:

1. The RESET input of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation.

OPERATING CHARACTERISTICS (PC3200), TA = 25°C<sup>(1)</sup>

Symbol	Parameter		Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	V <sub>DDQ</sub>	—	—	2.7	V
V <sub>DDQ</sub>	Output Supply Voltage	2.5	2.5	—	2.7	V
V <sub>REF</sub>	Reference Voltage (V <sub>REF</sub> =V <sub>DDQ</sub> /2)	1.25	1.3	—	1.35	V
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> –40mV	V <sub>REF</sub>	V <sub>REF</sub> +40mV	—	V
V <sub>I</sub>	Input Voltage	0	—	—	V <sub>DD</sub>	V
V <sub>IH</sub>	AC High-Level Input Voltage	Data Inputs	V <sub>REF</sub> +310mV	—	—	V
V <sub>IL</sub>	AC Low-Level Input Voltage	Data Inputs	—	—	V <sub>REF</sub> –310mV	V
V <sub>IH</sub>	DC High-Level Input Voltage	Data Inputs	V <sub>REF</sub> +150mV	—	—	V
V <sub>IL</sub>	DC Low-Level Input Voltage	Data Inputs	—	—	V <sub>REF</sub> –150mV	V
V <sub>IH</sub>	High-Level Input Voltage	RESET	1.7	—	—	V
V <sub>IL</sub>	Low-Level Input Voltage	RESET	—	—	0.7	V
V <sub>ICR</sub>	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53	V
V <sub>I(PP)</sub>	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	—	mV
I <sub>OH</sub>	High-Level Output Current		—	—	–20	mA
I <sub>OL</sub>	Low-Level Output Current		—	—	20	
T <sub>A</sub>	Operating Free-Air Temperature		–40	—	+85	°C

NOTE:

1. The RESET input of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation.

## TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

Symbol	Parameter	PC1600-PC2700		PC3200		Unit
		Min.	Max.	Min.	Max.	
CLOCK	Clock Frequency	—	200	—	220	MHz
tw	Pulse Duration, CLK, $\bar{CLK}$ HIGH or LOW	2.5	—	2.5	—	ns
tACT	Differential Inputs Active Time <sup>(1)</sup>	—	22	—	22	ns
tINACT	Differential Inputs Inactive Time <sup>(2)</sup>	—	22	—	22	ns
tsu	Setup Time, Fast Slew Rate <sup>(3,5)</sup>	Data Before CLK↑, CLK↓	0.65	—	0.65	—
	Setup Time, Slow Slew Rate <sup>(4,5)</sup>		0.75	—	0.75	—
tH	Hold Time, Fast Slew Rate <sup>(3,5)</sup>	Data Before CLK↑, CLK ↓	0.75	—	0.75	—
	Hold Time, Slow Slew Rate <sup>(2,5)</sup>		0.9	—	0.9	—

NOTES:

1. Data inputs must be low a minimum time of tACT max., after  $\bar{RESET}$  is taken HIGH.
2. Data and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max., after  $\bar{RESET}$  is taken LOW.
3. For data signal input slew rate is  $\geq 1V/ns$ .
4. For data signal input slew rate is  $\geq 0.5V/ns$  and  $< 1V/ns$ .
5. CLK,  $\bar{CLK}$  signal input slew rates are  $\geq 1V/ns$ .

## SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED)

Symbol	Parameter	PC1600-PC2700		PC3200		Unit
		Min.	Max.	Min.	Max.	
fMAX		200	—	220	—	MHz
tPDM	CLK and $\bar{CLK}$ to Q	1.1	2.8	1.1	2.4 <sup>(1)</sup>	ns
tPDMSS	CLK and $\bar{CLK}$ to Q (simultaneous switching)	—	—	—	2.7	ns
tPHL	$\bar{RESET}$ to Q	—	5	—	5	ns


NOTE:

1. 2.8ns for parts assembled and tested prior to WW14, 2004.


TEST CIRCUITS AND WAVEFORMS  
FOR PC1600-PC2700,  $V_{DD} = 2.5V \pm 0.2V$   
FOR PC3200,  $V_{DD} = 2.6V \pm 0.1V$




*Load Circuit*




*Voltage and Current Waveforms  
Inputs Active and Inactive Times*




*Voltage Waveforms - Propagation Delay Times*



*Voltage Waveforms - Pulse Duration*



*Voltage Waveforms - Propagation Delay Times*



*Voltage Waveforms - Setup and Hold Times*

NOTES:

1.  $CL$  includes probe and jig capacitance.
2.  $IDD$  tested with clock and data inputs held at  $V_{DD}$  or GND, and  $Io = 0\text{mA}$ .
3. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{MHz}$ ,  $Z_o = 50\Omega$ , input slew rate =  $1\text{ V/ns} \pm 20\%$  (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5.  $V_{TT} = V_{REF} = V_{DD}/2$
6.  $V_{IH} = V_{REF} + 310\text{mV}$  (AC voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVC MOS input.
7.  $V_{IL} = V_{REF} - 310\text{mV}$  (AC voltage levels) for differential inputs.  $V_{IL} = \text{GND}$  for LVC MOS input.
8.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PD}$ .

## ORDERING INFORMATION

XX	SSTV	XX	XXXX	XX	
Temp. Range		Family	Device Type	Package	
				PA	Thin Shrink Small Outline Package
				PAG	TSSOP - Green
			857		14-Bit Registered Buffer with SSTL I/O
				16	Double-Density
				74	-40°C to +85°C

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).