

## Description

The IDT74SSTUBF32869A is 14-bit 1:2 registered buffer with parity, designed for 1.7 V to 1.9 V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL\_18. The control inputs are LVC MOS. All outputs are 1.8V CMOS drivers optimized to drive the DDR2 DIMM load. They provide 50% more dynamic driver strength than the standard SSTU32864 outputs.

The IDT74SSTUBF32869A operates from a differential clock (CLK and  $\bar{CLK}$ ). Data are registered at the crossing of CLK going high, and  $\bar{CLK}$  going low.

The device supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs except PTYERR are forced low. The LVC MOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and  $\bar{CLK}$ . Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. IDT74SSTUBF32869A must ensure that the outputs remain low as long as the data inputs are low, the clock is stable during the time from the low-to-high transition of RESET and the input receivers are fully enabled. This will ensure that there are no glitches on the output.

The device monitors both DCS and CSR inputs and will gate the Qn, PPO (Partial-Parity-Out) and PTYERR (Parity Error) Parity outputs from changing states when both DCS and CSR are high. If either DCS and CSR input is low, the Qn, PPO and PTYERR outputs will function normally. The RESET input has priority over the DCS and CSR controls and will force the Qn and PPO outputs low and the PTYERR high.

The IDT74SSTUBF32869A includes a parity checking function. The IDT74SSTUBF32869A accepts a parity bit from the memory controller at its input pin PARIN one or two cycles after the corresponding data input, compares it with the data received on the D-inputs and indicates on its opendrain PTYERR pin (active low) whether a parity error has occurred. The number of cycles depends on the setting of C1.

When used as a single device, the C1 input is tied low. When used in pairs, the C1 inputs is tied low for the first register (front) and the C1 input is tied high for the second register. When used as a single register, the PPO and PTYERR signals are produced two clock cycles after the corresponding data input. When used in pairs, the PTYERR signals of the first register are left floating. The PPO outputs of the first register are cascaded to the PARIN signals on the second register (back). The PPO and PTYERR signals of the second register are produced three clock cycles after the corresponding data input. Parity implementation and device wiring for single and dual die is described in the diagram below.

If an error occurs, and the PTYERR is driven low, it stays low for two clock cycles or until RESET is driven low. The DIMM-dependent signals (DCKE, DCS, CSR and DODT) are not included in the parity check computations.

All registers used on an individual DIMM must be of the same configuration, i.e single or dual die.


## Features

- 14-bit 1:2 registered buffer with parity check functionality
- Supports SSTL\_18 JEDEC specification on data inputs and outputs
- 50% more dynamic driver strength than standard SSTU32864
- Supports LVC MOS switching levels on C1 and RESET inputs
- Low voltage operation: VDD = 1.7V to 1.9V
- Available in 150 BGA package

## Applications


- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS98ULPA877A or IDTCSPUA877A
- Ideal for DDR2 667 and 800

## Parity Implementation and Device Wiring



Set C=0 for Register 1, and C=1 for Register 2


## Block Diagram



### NOTE:

1. This range does not include D1, D4, and D7, and their corresponding outputs.

## Block Diagram



### NOTE:

1. PARIN is used to generate PPO and PTYERR.

## Pin Configuration

	1	2	3	4	5	6	7	8	9	10	11
A	NB	VDD	MCL <sup>(1)</sup>	NC	GND	VREF	GND	NC	MCL <sup>(1)</sup>	VDD	NC
B	VDD	NB	VDD	GND	GND	GND	GND	GND	VDD	NB	VDD
C	QCKEA	VDD	NB	GND	NB	GND	NB	GND	NB	VDD	QCKEB
D	Q2A	VDD	GND	NB	DCKE	NB	D2	NB	GND	VDD	Q2B
E	Q3A	VDD	NB	D3	NB	NC	NB	DODT	NB	C1	Q3B
F	QODTA	VDD	GND	NB	NC	NB	NC	NB	GND	VDD	QODTB
G	Q5A	VDD	GND	D5	NB	CLK	NB	D6	GND	VDD	Q5B
H	Q6A	NB	GND	NB	NC	NB	NC	NB	GND	NB	Q6B
J	QCSA	VDD	NB	NC	NB	RESET	NB	CSR	NB	VDD	QCSB
K	VDD	VDD	GND	GND	NB	NB	NB	GND	VDD	VDD	VDD
L	Q8A	VDD	NB	DCS	NB	CLK	NB	D8	NB	VDD	Q8B
M	Q9A	NB	GND	NB	NC	NB	NC	NB	GND	NB	Q9B
N	Q10A	VDD	GND	D9	NB	NC	NB	D10	GND	VDD	Q10B
P	Q11A	VDD	GND	NB	NC	NB	NC	NB	GND	VDD	Q11B
R	Q12A	C1	NB	D11	NB	NC	NB	D12	NB	VDD	Q12B
T	Q13A	VDD	GND	NB	D13	NB	D14	NB	GND	VDD	Q13B
U	Q14A	VDD	NB	GND	NB	GND	NB	GND	NB	VDD	Q14B
V	VDD	NB	VDD	GND	GND	GND	GND	GND	VDD	NB	VDD
W	PTYERR	VDD	MCL <sup>(1)</sup>	PARIN	GND	VREF	GND	PPO	MCL <sup>(1)</sup>	VDD	NB


## 150-Ball BGA TOP VIEW

### NOTE:


1.NC denotes a no-connect (ball present but not connected to the die). NB indicates no ball is populated at that gridpoint.

## 150 Ball CTBGA Package Attributes

Top  
Marking



TOP VIEW



BOTTOM VIEW



SIDE VIEW

## Function Table

Inputs <sup>1</sup>						Outputs		
<b>RESET</b>	<b>DCS</b>	<b>CSR</b>	<b>CLK</b>	<b>CLK</b>	<b>Dn, DODT, DCKE</b>	<b>Qn</b>	<b>QCS</b>	<b>QODT, QCKE</b>
H	L	L	↑	↓	L	L	L	L
H	L	L	↑	↓	H	H	L	H
H	L	L	L or H	L or H	X	$Q_0^2$	$Q_0^2$	$Q_0^2$
H	L	H	↑	↓	L	L	L	L
H	L	H	↑	↓	H	H	L	H
H	L	H	L or H	L or H	X	$Q_0^2$	$Q_0^2$	$Q_0^2$
H	H	L	↑	↓	L	L	H	L
H	H	L	↑	↓	H	H	H	H
H	H	L	L or H	L or H	X	$Q_0^2$	$Q_0^2$	$Q_0^2$
H	H	H	↑	↓	L	$Q_0^2$	H	L
H	H	H	↑	↓	H	$Q_0^2$	H	H
H	H	H	L or H	L or H	X	$Q_0^2$	$Q_0^2$	$Q_0^2$
L	X or Floating	L	L	L				

1 H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

↑ = LOW to HIGH

↓ = HIGH to LOW

2 Output Level before the indicated steady-state conditions were established.

## Terminal Functions

Signal Group	Terminal Name	Type	Description
Ungated Inputs	DCKE, DODT	SSTL_18	DRAM function pins not associated with Chip Select
Chip Select Gated Inputs	D1...D14 <sup>1</sup>	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW
Chip Select Inputs	$\overline{DCS}$ , $\overline{CSR}$	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be LOW when a valid address/command is present.
Re-Driven Outputs	Q1A...Q14A <sup>1</sup> , Q1B...Q14B <sup>1</sup> , $\overline{QCSnA}$ , B QCKEnA, B QODTnA, B	SSTL_18	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock
Parity Input	PARIN	SSTL_18	Input parity is received on pin PARIN, and should maintain odd parity across the D1:D14 inputs, at the rising edge of the clock, one cycle after Chip Select is LOW.
Parity Output	PPO	SSTL_18	Partial Parity Output. Indicates parity out of D1-D14.
Parity Error Output	$\overline{PTYERR}$	Open Drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. $\overline{PTYERR}$ will be active for two clock cycles, and delayed by in total two clock cycles for compatibility with final parity out timing on the industry-standard DDR2 register with parity (in JEDEC definition).
Configuration Inputs	C1	SSTL_18	When LOW, the register is configured as Register 1. When HIGH, the register is configured as Register 2.
Clock Inputs	CLK, $\overline{CLK}$	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CLK).
Miscellaneous Inputs	RESET	SSTL_18 Input	Asynchronous Reset Input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. RESET also resets the $\overline{PTYERR}$ signal.
	VREF	0.9V nominal	Input reference voltage for SSTL_18 inputs. Two pins (internally tied together) are used for increased Inputsreliability.
	VDD	Power Input	Power Supply Voltage
	GND	Ground Input	Ground

1 This range does not include D1, D4, and D7, and their corresponding outputs.

## Parity and Standby Function Table

Inputs <sup>1</sup>						Outputs		
<b>RESET</b>	<b>DCS</b>	<b>CSR</b>	<b>CLK</b>	<b>CLK</b>	<b>Σ of Inputs = H (D1 - D14)<sup>2</sup></b>	<b>PARIN<sup>3</sup></b>	<b>PPO</b>	<b>PTYERR<sup>4</sup></b>
H	L	X	↑	↓	Even	L	L	H
H	L	X	↑	↓	Odd	L	H	L
H	L	X	↑	↓	Even	H	H	L
H	L	X	↑	↓	Odd	H	L	H
H	L	L	↑	↓	Even	L	L	H
H	L	L	↑	↓	Odd	L	H	L
H	L	L	↑	↓	Even	H	H	L
H	L	L	↑	↓	Odd	H	L	H
H	H	H	↑	↓	X	X	PPO <sub>n0</sub>	PTYERR <sub>n0</sub>
H	X	X	L or H	L or H	X	X	PPO <sub>n0</sub>	PTYERR <sub>n0</sub>
L	X or Floating	X or Floating	L	H				

1 H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

↑ = LOW to HIGH

↓ = HIGH to LOW

2 This range does not include D1, D4, and D7.

3 PARIN arrives one clock cycle (C1 = 0), or two clock cycles (C1 = 1), after the data to which it applies.

4 This transition assumes PTYERR is HIGH at the crossing of CLK going HIGH and CLK going LOW. If PTYERR is LOW, it stays latched LOW for two clock cycles or until RESET is driven LOW. PARIN is used to generate PPO and PTYERR.

## Absolute Maximum Ratings

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Item	Rating	
Supply Voltage, VDD	-0.5V to 2.5V	
Input Voltage Range, VI <sup>1</sup>	-0.5V to VDD + 2.5V	
Output Voltage Range, VO <sup>1,2</sup>	-0.5V to VDDQ + 0.5V	
Input Clamp Current, I <sub>IK</sub>	±50mA	
Output Clamp Current, I <sub>OK</sub>	±50mA	
Continuous Output Clamp Current, I <sub>O</sub>	±50mA	
Continuous Current through each VDD or GND	±100mA	
Package Thermal Impedance ( $\theta_{JA}$ ) <sup>3</sup>	0m/s Airflow	40°C/W
	1m/s Airflow	29°C/W
Storage Temperature, T <sub>STG</sub>	-65 to +150°C	

1 The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.

2 This current will flow only when the output is in the high state level  $VO > VDDQ$ .

3 The package thermal impedance is calculated in accordance with JESD 51.

## Mode Select

C1	Device Mode
0	First device in pair, Front
1	Second device in pair, Back

## Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range

Parameter	V <sub>DD</sub> = 1.8V ± 0.1V		Units
	Min.	Max.	
dV/dt <sub>r</sub>	1	4	V/ns
dV/dt <sub>f</sub>	1	4	V/ns
dV/dt <sub>Δ</sub> <sup>1</sup>		1	V/ns

1 Difference between dV/dt<sub>r</sub> (rising edge rate) and dV/dt<sub>f</sub> (falling edge rate).

## Operating Characteristics, TA = 25°C

The  $\overline{\text{RESET}}$  and  $\text{Cn}$  inputs of the device must be held at valid levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless  $\overline{\text{RESET}}$  is LOW.

Symbol	Parameter		Min.	Typ.	Max.	Units
VDD	I/O Supply Voltage		1.7	1.8	1.9	V
VREF	Reference Voltage		0.49 * VDD	0.5 * VDD	0.51 * VDD	V
VTT	Termination Voltage		VREF - 0.04	VREF	VREF + 0.04	V
VI	Input Voltage		0		VDD	V
VIH	AC High-Level Input Voltage	Dn, PARIN, DCS, CSR, DCKE <sub>n</sub> , DODT <sub>n</sub>	VREF + 0.25			V
VIL	AC Low-Level Input Voltage				VREF - 0.25	
VIH	DC High-Level Input Voltage		VREF + 0.125			
VIL	DC Low-Level Input Voltage				VREF - 0.125	
VIH	High-Level Input Voltage	RESET, C1	0.65 * VDDQ			V
VIL	Low-Level Input Voltage				0.35 * VDDQ	
VICR	Common Mode Input Range	CLK, $\overline{\text{CLK}}$	0.675		1.125	V
VID	Differential Input Voltage		600			mV
IOH	High-Level Output Current				-12	mA
IOL	Low-Level Output Current				12	
I <sub>ERROL</sub>	PTYERR Low-Level Output Current		25			mA
TA	Operating Free-Air Temperature		0		+70	°C

## DC Electrical Characteristics Over Operating Range

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{DDQ}/V_{DD} = 1.8\text{V} \pm 0.1\text{V}$ .

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units	
$V_{IK}$	$V_{OH}$	$I_{I} = -18\text{mA}$			-1.2	V	
$V_{OL}$		$V_{DDQ} = 1.7\text{V}$ , $I_{OH} = -100\mu\text{A}$	$V_{DDQ}-0.2$			V	
		$V_{DDQ} = 1.7\text{V}$ , $I_{OH} = -12\text{mA}$	1.2				
$V_{OL}$		$V_{DDQ} = 1.7\text{V}$ , $I_{OL} = 100\mu\text{A}$			0.2	V	
		$V_{DDQ} = 1.7\text{V}$ , $I_{OL} = 12\text{mA}$			0.5		
$VERROL$	PTYERR Output Low Voltage	$I_{ERROL} = 25\text{mA}$ ; $V_{DD} = 1.7\text{V}$			0.5	V	
$I_{IL}$	All Inputs	$V_I = V_{DD}$ or GND	-5		+5	$\mu\text{A}$	
$I_{DD}$	Static Standby	$I_O = 0$ , $V_{DD} = 1.9\text{V}$ , $\overline{\text{RESET}} = \text{GND}$		200		$\mu\text{A}$	
	Static Operating	$I_O = 0$ , $V_{DD} = 1.9\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$ , $\text{CLK} = \overline{\text{CLK}} = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$			10	mA	
		$I_O = 0$ , $V_{DD} = 1.9\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$ , $\text{CLK} = V_{IH}(\text{AC})$ , $\overline{\text{CLK}} = V_{IL}(\text{AC})$		140			
$I_{DDD}$	Dynamic Operating (clock only)	$I_O = 0$ , $V_{DD} = 1.8\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$ , $\text{CLK}$ and $\overline{\text{CLK}}$ switching 50% duty cycle		247		$\mu\text{A/Clock MHz}$	
	Dynamic Operating (per each data input)	$I_O = 0$ , $V_{DD} = 1.8\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$ , $\text{CLK}$ and $\overline{\text{CLK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle.		52		$\mu\text{A/Clock MHz/ Data}$	
$C_{IN}$	$D_n$ , $\text{PARIN}$ , $\overline{\text{DSCn}}$ inputs	$V_I = V_{REF} \pm 250\text{mV}$	2		3	pF	
	$\text{CLK}$ and $\overline{\text{CLK}}$ inputs	$V_{ICR} = 0.9\text{V}$ , $V_{IPP} = 600\text{mV}$	3.5		4.5		
	$\overline{\text{RESET}}$	$V_I = V_{DD}$ or GND		4.5			

## Timing Requirements Over Recommended Operating Free-Air Temperature Range

Symbol	Parameter	$V_{DD} = 1.8V \pm 0.1V$		Units
		Min.	Max.	
$f_{CLOCK}$	Clock Frequency		410	MHz
$t_W$	Pulse Duration, CLK, $\overline{CLK}$ HIGH or LOW	1		ns
$t_{ACT}^1$	Differential Inputs Active Time		10	ns
$t_{INACT}^2$	Differential Inputs Inactive Time		15	ns
tsu	Setup Time	DCS before $CLK \uparrow$ , $\overline{CLK} \downarrow$ , CSR HIGH; CSR before $CLK \uparrow$ , $\overline{CLK} \downarrow$ , DCS HIGH	0.6	ns
		DCS before $CLK \uparrow$ , $\overline{CLK} \downarrow$ , CSR LOW	0.5	
		DODT, DOCKE, and data before $CLK \uparrow$ , $\overline{CLK} \downarrow$	0.5	
		PAR_IN before $CLK \uparrow$ , $\overline{CLK} \downarrow$	0.5	
t <sub>H</sub>	Hold Time	DCS, DODT, DOCKE, and data after $CLK \uparrow$ , $\overline{CLK} \downarrow$	0.4	ns
		PAR_IN after $CLK \uparrow$ , $\overline{CLK} \downarrow$	0.4	

1 V<sub>REF</sub> must be held at a valid input voltage level and data inputs must be held at valid logic levels for a minimum time of  $t_{ACT}(\max)$  after  $\overline{RESET}$  is taken HIGH.

2 V<sub>REF</sub>, data, and clock inputs must be held at a valid input voltage levels (not floating) for a minimum time of  $t_{INACT}(\max)$  after  $\overline{RESET}$  is taken LOW.

## Switching Characteristics Over Recommended Free Air Operating Range (unless otherwise noted)

Symbol	Parameter	$V_{DD} = 1.8V \pm 0.1V$		Units
		Min.	Max.	
$f_{MAX}$	Max Input Clock Frequency	340		MHz
$t_{PDM}^1$	Propagation Delay, single-bit switching, $CLK \uparrow$ / $\overline{CLK} \downarrow$ to Qn	1.1	1.5	ns
$t_{PD}^2$	Propagation Delay, single-bit switching, $CLK \uparrow$ / $\overline{CLK} \downarrow$ to Qn	0.4	0.8	ns
$t_{PDMSS}^1$	Propagation Delay, simultaneous switching, $CLK \uparrow$ / $\overline{CLK} \downarrow$ to Qn		1.6	ns
$t_{LH}$	LOW to HIGH Propagation Delay, $CLK \uparrow$ / $\overline{CLK} \downarrow$ to $\overline{PTYERR}$	1.2	3	ns
$t_{HL}$	HIGH to LOW Propagation Delay, $CLK \uparrow$ / $\overline{CLK} \downarrow$ to $\overline{PTYERR}$	0.4	3	ns
$t_{PD}$	Propagation Delay from $CLK \uparrow$ / $\overline{CLK} \downarrow$ to PPO	0.5	1.6	ns
$t_{PHL}$	HIGH to LOW Propagation Delay, $\overline{RESET} \downarrow$ to Qn $\downarrow$		3	ns
$t_{PLH}$	LOW to HIGH Propagation Delay, $\overline{RESET} \downarrow$ to $\overline{PTYERR} \uparrow$		3	ns

1 Design target as per JEDEC specifications.

2 Production Test. (See Production Test Circuit in TEST CIRCUIT AND WAVEFORM section.)


## Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range

Parameter	$V_{DD} = 1.8V \pm 0.1V$		Units
	Min.	Max.	
$dV/dt_r$	1	4	V/ns
$dV/dt_f$	1	4	V/ns
$dV/dt_{\Delta}^1$		1	V/ns

1 Difference between  $dV/dt_r$  (rising edge rate) and  $dV/dt_f$  (falling edge rate).

## Register Timing




### NOTES:

1. This range does not include D1, D4, and D7, and their corresponding outputs.

2. PARIN is used to generate PPO and  $\overline{PTYERR}$ .

## Register Timing




### NOTES:


1. This range does not include D1, D4, and D7, and their corresponding outputs.

2. PARIN is used to generate PPO and PTYERR.


## Test Circuits and Waveforms ( $V_{DD} = 1.8V \pm 0.1V$ )




Simulation Load Circuit




Production-Test Load Circuit




Voltage and Current Waveforms Inputs Active and Inactive Times




Voltage Waveforms - Pulse Duration



Voltage Waveforms - Setup and Hold Times



Voltage Waveforms - Propagation Delay Times




Voltage Waveforms - Propagation Delay Times


### NOTES:

1. CL includes probe and jig capacitance.
2. IDD tested with clock and data inputs held at VDD or GND, and  $I_o = 0mA$
3. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10MHz$ ,  $Z_0 = 50\Omega$ , input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5.  $V_{TT} = V_{REF} = V_{DD}/2$
6.  $V_{IH} = V_{REF} + 250mV$  (AC voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVCMS input.
7.  $V_{IL} = V_{REF} - 250mV$  (AC voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMS input.
8.  $VID = 600mV$ .
9.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PDH}$ .


## Test Circuits and Waveforms ( $V_{DD} = 1.8V \pm 0.1V$ )




Load Circuit: High-to-Low Slew-Rate Adjustment




Load Circuit: Error Output Measurements




Voltage Waveforms: High-to-Low Slew-Rate Adjustment




Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to RESET input)




Load Circuit: Low-to-High Slew-Rate Adjustment



Voltage Waveforms: Open Drain Output High-to-Low Transition Time (with respect to clock inputs)



Voltage Waveforms: Low-to-High Slew-Rate Adjustment




Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to clock inputs)


### NOTES:

1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 0$  MHz,  $Z_0 = 50\Omega$ , input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise specified).

## Test Circuits and Waveforms ( $V_{DD} = 1.8V \pm 0.1V$ )



Partial Parity Out Load Circuit



Partial Parity Out Voltage Waveform, Propagation Delay Time with Respect to CLK Input

$$V_{TT} = V_{TTL}/2$$

VICR Cross Point Voltage

$$V_{I(PP)} = 600mV$$

$t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PD}$ .

## Application Information


The typical values below are measured on standard JEDEC raw cards, using the JEDEC DDR2 register validation board running patterns 0x43, 0x4F, and 0x5A.

## Raw Card Values

Raw Card <sup>1</sup>	tPDMSS	Overshoot	Undershoot
W	1.48	446	444

1 All values are valid under nominal conditions and minimum/maximum of typical signals on one typical DIMM. Measurements include all jitter and ISI effects.

## Ordering Information



**IDT74SSTUBF32869A**

**14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2**

**COMMERCIAL TEMPERATURE GRADE**

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).