

FEATURES:

- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- CMOS power levels (0.4 μ W typ. static)
- All inputs, outputs, and I/O are 5V tolerant
- Supports hot insertion
- Available in SSOP and TSSOP packages


DRIVE FEATURES:

- High Output Drivers: $\pm 24mA$
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION:

The LVC16344A is a 1:4 address/clock driver built using advanced dual metal CMOS technology. This high speed, low power device provides the ability to fanout to memory arrays. Eight banks, each with a fanout of 4, and 3-state control provide efficient address distribution. One or more banks may be used for clock distribution.

All pins of this address line driver can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC16344A has been designed with a $\pm 24mA$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

PIN CONFIGURATION

OE1	1	56	OE4
B11	2	55	B81
B12	3	54	B82
GND	4	53	GND
B13	5	52	B83
B14	6	51	B84
Vcc	7	50	Vcc
A1	8	49	A8
B21	9	48	B71
B22	10	47	B72
GND	11	46	GND
B23	12	45	B73
B24	13	44	B74
A2	14	43	A7
A3	15	42	A6
B31	16	41	B61
B32	17	40	B62
GND	18	39	GND
B33	19	38	B63
B34	20	37	B64
A4	21	36	A5
Vcc	22	35	Vcc
B41	23	34	B51
B42	24	33	B52
GND	25	32	GND
B43	26	31	B53
B44	27	30	B54
OE2	28	29	OE3

SSOP/ TSSOP
TOP VIEWABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _O < 0	-50	mA
I _{CC}	Continuous Current through each V _{CC} or GND	±100	mA
I _{SS}			

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	6.5	8	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	6.5	8	pF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
OE _x	3-State Output Enable Inputs (Active LOW)
A _x	Data Inputs
B _{xx}	3-State Outputs

FUNCTION TABLE⁽¹⁾

Inputs		Outputs
OE _x	A _x	B _{xx}
L	L	L
L	H	H
H	X	Z

NOTES:

- H = HIGH Voltage Level
- X = Don't Care
- L = LOW Voltage Level
- Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
IIH IIL	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	—	—	± 5	μA
IOZH IOZL	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = 0 to 5.5V	—	—	± 10	μA
IOFF	Input/Output Power Off Leakage	VCC = 0V, VIN or VO \leq 5.5V		—	—	± 50	μA
VIK	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA		—	-0.7	-1.2	V
VH	Input Hysteresis	VCC = 3.3V		—	100	—	mV
IcCL IcCH IcCZ	Quiescent Power Supply Current	VCC = 3.6V	VIN = GND or VCC $3.6 \leq \text{VIN} \leq 5.5\text{V}^{(2)}$	—	—	10	μA
ΔIcc	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	10	

NOTES:

1. Typical values are at $VCC = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = -0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = -6mA	2	—	
		VCC = 2.3V	I _{OH} = -12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V	I _{OH} = -24mA	2.4	—	
		VCC = 3V		2.2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		VCC = 2.7V	I _{OL} = 12mA	—	0.4	
		VCC = 3V	I _{OL} = 24mA	—	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.
 $TA = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

OPERATING CHARACTERISTICS, $V_{CC} = 3.3V \pm 0.3V$, $T_A = 25^\circ C$

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Buffer/Driver Outputs enabled	$C_L = 0pF, f = 10Mhz$		pF
CPD	Power Dissipation Capacitance per Buffer/Driver Outputs disabled			

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	
t_{PLH}	Propagation Delay Ax to Bxx			1.5	4.4	ns
t_{PHL}						
t_{PZH}	Output Enable Time \overline{OE}_x to Bxx			1.5	5.8	ns
t_{PHZ}						
t_{PLZ}	Output Disable Time \overline{OE}_x to Bxx			1.5	5.2	ns
$t_{SK(b)}$	Skew between outputs of same bank and same package (same transition)			—	350	ps
$t_{SK(0)}$	Skew between outputs of all banks and same package (A1 through A8 tied together) ⁽²⁾			—	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ C$ to $+85^\circ C$.
2. Skew between any two outputs of the same package and switching in the same direction.

ORDERING INFORMATION

IDT	XX	LVC	X	XX	XXXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package
						PVG	SSOP - Green
						PA	Thin Shrink Small Outline Package
						PAG	TSSOP - Green
					344A		One-to-Four Address/Clock Driver
					16		Double-Density, $\pm 24\text{mA}$
					Blank		No Bus-hold
					74		-40°C to +85°C

DATASHEET DOCUMENT HISTORY

07/28/2003 PDN# L-03-04 issued. See IDT.com for PDN specifics.
09/03/2019 Datasheet changed to Obsolete Status.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.