FAST CMOS 18-BIT REGISTERED TRANSCEIVER

IDT74FCT162500AT/CT

FEATURES:


- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 5V ±10%
- · Balanced Output Drivers (±24mA)
- · Reduced system switching noise
- Typical Volp (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C
- · Available in SSOP package

DESCRIPTION:

The FCT162500T 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch enable (LEAB and LEBA) and clock ($\overline{\text{CLKAB}}$ and $\overline{\text{CLKBA}}$) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if $\overline{\text{CLKAB}}$ is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of $\overline{\text{CLKAB}}$. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but uses $\overline{\text{OEBA}}$, LEBA and $\overline{\text{CLKBA}}$. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162500T have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162500T are plug-in replacements for the FCT16500T and ABT16500 for on-board bus interface applications.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

SEPTEMBER 2009

PIN CONFIGURATION



SSOP TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
ŌĒBĀ	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input (Active LOW)
CLKBA	B-to-A Clock Input (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXX Output and I/O terminals.
- 3. Output and I/O terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

FUNCTION TABLE(1, 4)

	Inputs						
OEAB	LEAB	CLKAB	Ах	Вх			
L	Х	Х	Х	Z			
Н	Н	Х	L	L			
Н	Н	Х	Н	Н			
Н	L	\downarrow	L	L			
Н	L	\downarrow	Н	Н			
Н	L	Н	Х	B ⁽²⁾			
Н	L	Ĺ	Х	B ⁽³⁾			

- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- 2. Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.
- 4. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-impedance
 - ↓ = HIGH-to-LOW Transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

 $Following\ Conditions\ Apply\ Unless\ Otherwise\ Specified:$

Industrial: TA = -40°C to +85°C, VCC = $5.0V \pm 10\%$

Symbol	Parameter	Test Conditi	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Іін	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	VI = VCC	_	_	±1	μА
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lıL	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μΑ
lozl	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	_	±1	
Vik	Clamp Diode Voltage	VCC = Min., IIN = -18mA	Vcc = Min., IIN = -18mA		-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-80	-140	-250	mA
VH	Input Hysteresis	_		_	100	1	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	5	500	μA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
IODL	Output LOW Current	VCC = 5V, $VIN = VIH or VIL$, $VO = 1.5V(3)$		60	115	200	mA
lodh	Output HIGH Current	VCC = 5V, VIN = VIH or VIL,	VCC = 5V, $VIN = VIH or VIL$, $VO = 1.5V(3)$		-115	-200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = –24mA	2.4	3.3	_	V
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min.	Iон = 24mA	_	0.3	0.55	V
		VIN = VIH or VL					

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		ı	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OEAB = OEBA = Vcc or GND One Input Togging 50% Duty Cycle	VIN = VCC VIN = GND		75	120	μΑ/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcp = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND	_	0.8	1.7	mA
		LEAB = GND One Bit Toggling fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	1.3	3.2	
		Vcc = Max. Outputs Open fcP = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND		3.8	6.5 ⁽⁵⁾	
		LEAB = GND Eighteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	8.5	20.8 ⁽⁵⁾	


- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fcpNcp/2 + fiNi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fcP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


				74FCT1	62500AT	74FCT16	32500CT	
Symbol	Parameter		Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
fMAX	CLKAB or CLKBA frequency ⁽⁴⁾		CL = 50pF	_	150		150	MHz
tplh	Propagation Delay		$RL = 500\Omega$	1.5	5.1	1.5	3.8	ns
tphl.	Ax to Bx or Bx to Ax							
tplh	Propagation Delay			1.5	5.6	1.5	4.2	ns
tphl.	LEBA to Ax, LEAB to Bx							
tplh	Propagation Delay			1.5	5.6	1.5	4.4	ns
tphl.	CLKBA to Ax, CLKAB to Bx							
tpzh	Output Enable Time			1.5	6	1.5	4.8	ns
tpzl	OEBA to Ax, OEAB to Bx							
tphz	Output Disable Time		*	1.5	5.6	1.5	4.4	ns
tplz	OEBA to Ax, OEAB to Bx							
tsu	Set-up Time, HIGH or LOW			3	_	2.4	_	ns
	Ax to CLKAB, Bx to CLKBA							
1H	Hold Time, HIGH or LOW			0	_	0	_	ns
	Ax to CLKAB, Bx to CLKBA							
tsu	Set-upTime HIGH or LOW	Clock HIGH		3	_	2	_	ns
	Ax to LEAB, Bx to LEBA	Clock LOW		1.5	_	1.5	-	ns
1H	Hold Time, HIGH or LOW	<u> </u>		1.5	_	0.5	_	ns
	Ax to LEAB, Bx to LEBA							
tw	LEAB or LEBA Pulse Width HIGH ⁽⁴⁾			3	_	3	_	ns
tw	CLKAB or CLKBA Pulse Width HIGH or LOW ⁽⁴⁾			3		3		ns
tSK(o)	Output Skew ⁽³⁾			_	0.5	_	0.5	ns

- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delay
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- 4. This parameter is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times




Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to Zout of the Pulse Generator.






Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns.

ORDERING INFORMATION



Datasheet Document History

09/06/09 Pg.6 Updated the ordering information by removing the "IDT" notation and non RoHS part.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.