

FEATURES:

- **5Ω** A/B bi-directional bus switch
- Isolation under power-off conditions
- Over-voltage tolerant
- Latch-up performance exceeds 100mA
- $V_{CC} = 2.3V - 3.6V$, Normal Range
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200pF$, $R = 0$)
- Available in QSOP and TSSOP packages

APPLICATIONS:

- 3.3V High Speed Bus Switching and Bus Isolation

DESCRIPTION:



The CBTLV3384 is a ten bit high-speed bus switch with low on-state resistance of the switch allowing connections to be made with minimal propagation delay.

The device is organized as dual 5-bit bus switches with separate output-enable (\overline{OE}) inputs, to allow use as two 5-bit bus switches or one 10-bit bus switch. When \overline{OE} is low, the associated 5-bit bus switch is on and A port is connected to B port. When \overline{OE} is high, the switch is open, and a high-impedance state exists between the two ports.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM

SIMPLIFIED SCHEMATIC, EACH SWITCH



PIN CONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
TSSOP	PGG24	PGG
QSOP	PCG24	QG

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
Vcc	Supply Voltage Range	-0.5 to +4.6	V
VI	Input Voltage Range	-0.5 to +4.6	V
	Continuous Channel Current	128	mA
IIK	Input Clamp Current, VI<0	-50	mA
TSTG	Storage Temperature	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTION TABLE⁽¹⁾

Input		Inputs/Outputs	
1OE	2OE	1B1 - 1B5	2B1 - 2B5
L	L	1A1 - 1A5	2A1 - 2A5
L	H	1A1 - 1A5	Z
H	L	Z	2A1 - 2A5
H	H	Z	Z

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance

OPERATING CHARACTERISTICS, TA = 25°C⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
VCC	Supply Voltage		2.3	3.6	V
VIH	High-Level Control Input Voltage	VCC = 2.3V to 2.7V	1.7	—	V
VIL		VCC = 2.7V to 3.6V	2	—	
TA	Low-Level Control Input Voltage	VCC = 2.3V to 2.7V	—	0.7	V
		VCC = 2.7V to 3.6V	—	0.8	
TA	Operating Free-Air Temperature		-40	85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Conditions: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
VIK	Control Inputs, Data I/O	Vcc = 3V, Ii = -18mA		—	—	-1.2	V
Ii	Control Inputs, Data I/O	Vcc = 3.6V, Vi = Vcc or GND		—	—	±1	µA
IoZ	Data I/O	Vcc = 3.6V, Vo = 0 or 3.6V, switch disabled		—	—	5	µA
IOFF		Vcc = 0, Vi or Vo = 0 to 3.6V		—	—	50	µA
Icc		Vcc = 3.6V, Io = 0, Vi = Vcc or GND		—	—	10	µA
ΔIcc ⁽¹⁾	Control Inputs	Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND		—	—	300	µA
Ci	Control Inputs	Vi = 3V or 0		—	4	—	pF
CIO(OFF)		Vo = 3V or 0, OE = Vcc		—	7	—	pF
RON ⁽²⁾	Max. at Vcc = 2.3V Typ. at Vcc = 2.5V	Vi = 0	Io = 64mA	—	5	8	Ω
			Io = 24mA	—	5	8	
	Vcc = 3V	Vi = 1.7V	Io = 15mA	—	27	40	
		Vi = 0	Io = 64mA	—	5	7	
			Io = 24mA	—	5	7	
		Vi = 2.4V	Io = 15mA	—	10	15	

NOTES:

1. The increase in supply current is attributable to each current that is at the specified voltage level rather than Vcc or GND.
2. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SWITCHING CHARACTERISTICS

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	
tPD ⁽¹⁾	Propagation Delay A to B or B to A	—	0.15	—	0.25	ns
tEN	Output Enable Time OE to A or B	1	5	1	4.3	ns
tDIS	Output Disable Time OE to A or B	1	5.5	1	5.5	ns


NOTE:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance).

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	$2 \times V_{CC}$	V
V_{IH}	3	V_{CC}	V
V_T	1.5	$V_{CC} / 2$	V
V_{LZ}	300	150	mV
V_{HZ}	300	150	mV
C_L	50	30	pF



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10MHz$; t_r $\leq 2.5ns$; t_r $\leq 2.5ns$.
2. Pulse Generator for All Pulses: Rate $\leq 10MHz$; t_r $\leq 2ns$; t_r $\leq 2.5ns$.

SWITCH POSITION

Test	Switch
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND
t _D	Open




Propagation Delay



Enable and Disable Times

ORDERING INFORMATION



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74CBTLV3384PGG	PGG24	TSSOP	I
	74CBTLV3384PGG8	PGG24	TSSOP	I
	74CBTLV3384QG	PCG24	QSOP	I
	74CBTLV3384QG8	PCG24	QSOP	I

Datasheet Document History

12/18/2014	Pg. 5	Updated the ordering information by removing non RoHS part and by adding Tape and Reel information.
05/10/2019	Pg. 2,5	Added table under pin configuration diagram with detailed package information and orderable part information table. Updated the ordering information diagram in clearer detail.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.