

LOW-VOLTAGE 12-BIT 1:2 MUX / DEMUX BUS SWITCH WITH INTERNAL PULL DOWN RESISTORS

74CBTLV16292


FEATURES:

- 5Ω A/B bi-directional switch
- · Isolation Under Power-Off Conditions
- · Make-before-break feature
- Over-voltage tolerant
- Internal 500Ω pull-down resistor to GND
- · Latch-up performance exceeds 100mA
- Vcc = 2.3V 3.6V, normal range
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in TSSOP package

APPLICATIONS:

- 3.3V High Speed Bus Switching and Bus Isolation
- Resource sharing

FUNCTIONAL BLOCK DIAGRAM




INDUSTRIAL TEMPERATURE RANGE

DESCRIPTION:

The CBTLV16292 is a single 12-bit multiplexing / demultiplexing bus switch, which provides high speed switching. This device has very low ON resistance, resulting in under 250ps propagation delay throught the switch. The demultiplexer side has a 500Ω resistor (R pulldown) termination to GND to eliminate floating nodes.

When the select (S) input is low, the A port is connected to the B1 port, and the R pulldown is connected to the B2 port. Similarly, when the S input is high, A port is connected to B2 port and the R pulldown is connected to B1 port.

SIMPLIFIED SCHEMATIC, EACH SWITCH



JUNE 2019

74CBTLV16292 LOW-VOLTAGE12-BIT1:2MUX/DEMUXBUSSWITCH

PINCONFIGURATION

				-	
S	Γ	1	56	þ	NC
1A1		2	55	白	NC
NC		3	54	口	1B1
2A1		4	53	口	1B2
NC	Г	5	52	白	2B1
3A1	Γ	6	51	þ	2B2
NC	Γ	7	50	口	3B1
GND		8	49	口	GND
4A1		9	48	þ	3B2
NC		10	47	þ	4B1
5A1		11	46	口	4B2
NC		12	45	Þ	5B1
6A1		13	44	þ	5B2
NC		14	43	þ	6B1
7A1		15	42	Þ	6B2
NC		16	41	口	7B1
Vcc		17	40	口	7B2
8A1		18	39	口	8B1
GND		19	38	þ	GND
NC		20	37	þ	8B2
9A1		21	36	口	9B1
NC		22	35	口	9B2
10A1		23	34	þ	10B1
NC		24	33	口	10B2
11A1		25	32	口	11B1
NC		26	31	Þ	11B2
12A1		27	30	Þ	12B1
NC	Γ	28	29	þ	12B2
	_		TOP VIEW	-	
:kage Typ	e		Package Code	Γ	Order (

Package Type	Package Code	Order Code
TSSOP	PAG56	PAG

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
Vcc	Supply Voltage Range	-0.5 to 4.6	V
Vi	Input Voltage Range	-0.5 to 4.6	V
	Continuous Channel Current	128	mA
Ік	Input Clamp Current, VI/o < 0	-50	mA
Tstg	Storage Temperature Range	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

Pin Names	Description	
S	SelectInput	
хАх	Port A Inputs or Outputs	
хВх	Port B Inputs or Outputs	

FUNCTION TABLE⁽¹⁾

Input	
S	Operation
L	A Port = B1 Port
	RPULLDOWN = B2 Port
Н	A Port = B2 Port
	RPULLDOWN = B1 Port

NOTE:

1. H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Voltage Level

OPERATING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage	_	2.3	3.6	V
Vih	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	—	V
		Vcc = 2.7V to 3.6V	2	—	
Vil	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	—	0.7	V
		Vcc = 2.7V to 3.6V	—	0.8	
TA	Operating Free-Air Temperature		-40	+85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol Parameter Test Conditions Min. Typ.⁽¹⁾ Max. Unit Vik Control Inputs, Data I/O VCC = 3V, II = -18mA-1.2 V Control Inputs Vcc = 3.6V, VI = Vcc or GND μA h _ _ ±1 VCC = 0V, VI or VO = 0V or 3.6V**I**OFF _ 10 μA Icc VCC = 3.6V, IO = 0, VI = VCC or GND10 uА _ _ $\Delta Icc^{(2)}$ Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND 300 Control Inputs μA Сі **Control Inputs** VI = 3.3V or 03.5 pF _ _ CIO(OFF) A port or B port VO = 3.3V or 022.5 pF _ _ VI = 05 8 Max. at Vcc = 2.3V IO = 64mA5 Typ. at Vcc = 2.5V IO = 24mA8 Ron⁽³⁾ VI = 1.7VIO = 15mA11 40 _ Ω 7 VI = 0IO = 64mA3 3 7 VCC = 3VIO = 24mA_ VI = 2.4VIO = 15mA7 15

NOTES:

1. Typical values are at 3.3V, +25°C ambient.

2. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.

3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch.

SWITCHINGCHARACTERISTICS

		$Vcc = 2.5V \pm 0.2V$		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD ⁽¹⁾	Propagation Delay	—	0.15	—	0.25	ns
	A to B or B to A					
tpd ⁽²⁾	Propagation Delay	2.5	7.1	2.5	6.7	ns
	S to A					
ten	Output Enable Time	1	5.6	1	5	ns
	S to B					
tois	Output Disable Time	1	5	1	4.5	ns
	S to B					
tmB/B ^(3,4)	Make-Before-Break Time	0	2	0	2	ns

NOTES:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

2. The condition to measure this propagation delay is by observing the change of voltage on the A port introduced by static fields equal to 3V or 0V for 3.3V±0.3V or Vcc or 0 for 2.5V±0.2V on B1 and B2 ports to get the required transition.

3. The make-before-break time is the duration between the make and break, during transition from one selected port to another.


4. This parameter is guaranteed by design but not production tested.

74CBTLV16292 LOW-VOLTAGE 12-BIT 1:2 MUX/DEMUX BUS SWITCH


TEST CIRCUITS AND WAVEFORMS

TESTCONDITIONS

Symbol	Vcc ⁽¹⁾ =3.3V±0.3V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6 2 x Vcc	
Vih	3	Vcc	V
Vτ	1.5	Vcc / 2	V
Vlz	300	150	
Vhz	iz 300 150		mV
Cl	50 30		pF



Propagation Delay



NOTES:

VLOAD

Open

GND

500Ω <u>–</u>

500Ω

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Disable Low waveform applies to outputs that are LOW, except when disabled by the output control S.

Enable and Disable Times

Test Circuits for All Outputs

Vcc

D.U.T.

VOUT

CL

-0

DEFINITIONS:

Pulse^(1, 2)

Generator

CL = Load capacitance: includes jig and probe capacitance.

Rт

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION


VIN

-0-

Test	Switch
tplz/tpzl	Vload
tpнz/tpzн	GND
tpd	Open



74CBTLV16292 LOW-VOLTAGE 12-BIT 1:2 MUX/DEMUX BUS SWITCH



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74CBTLV16292PAG	PAG56	TSSOP	I
	74CBTLV16292PAG8	PAG56	TSSOP	I

Datasheet Document History

12/04/2014 Pg. 5 Updated the ordering information by removing the "IDT" notation and non RoHS part and by adding Tape and Reel information.
06/01/2019 Pg. 2,5 Added table under pin configuration diagram with detailed package information and orderable part information table. Updated the ordering information diagram in clearer detail.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.