

**FEATURES:**

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CCA} = 2.7V$  to  $3.6V$
- $V_{CCB} = 5V \pm 0.5V$
- CMOS power levels ( $0.4\mu W$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP and TSSOP packages

**DESCRIPTION:**

This 16-bit 3.3V to 5V level shifting transceiver is manufactured using advanced dual metal CMOS technology. The ALVC164245 contains two separate supply rails; B port has  $V_{CCB}$ , which is set at 5V, and A port has  $V_{CCA}$ , which is set to operate at 3.3V. This allows for translation from a 3.3V to 5V environment and vice-versa. This device is designed for asynchronous communication between data buses.


The ALVC164245 has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

**DRIVE FEATURES:**

- High Output Drivers:  $\pm 24mA$
- Suitable for heavy loads

**APPLICATIONS:**

- Mixed 3.3V and 5V High Speed Systems
- 5V PCI Interface to 3.3V PC Bus Structures
- Telecommunication Legacy Systems with transitions from 5V to 3.3V

**FUNCTIONAL BLOCK DIAGRAM**

IDT and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JULY 2018

## PIN CONFIGURATION

1DIR	1	48	1OE
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
(5V)VCCB	7	42	VCCA (3.3V)
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
(5V)VCCB	18	31	VCCA (3.3V)
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2OE

TOP VIEW

Package Type	Package Code	Order Code
TSSOP	PAG48	PAG
SSOP	PVG48	PVG

## PIN DESCRIPTION

Pin Names	Description
xOE <sup>(1)</sup>	Output Enable Inputs (Active LOW)
xDIR <sup>(1)</sup>	Direction Output Controls
xAx	Port A Inputs or 3-State Outputs
xBx	Port B Inputs or 3-State Outputs

## NOTE:

1. All control inputs are powered off VCCA.

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to +6	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
IIK	Continuous Clamp Current, $VI < 0$ or $VI > Vcc$	$\pm 50$	mA
IOK	Continuous Clamp Current, $VO < 0$	-50	mA
Icc	Continuous Current through each $Vcc$ or GND	$\pm 100$	mA
Iss			

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

## CAPACITANCE (TA = +25°C, F = 1.0MHz, VCCA = 3.3V)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	A Port Input Capacitance	VIN = 0V	6.5	—	pF
Cl/O	A Port I/O Capacitance	VIN = 0V	8.5	—	pF

## NOTE:

1. As applicable to the device type.

## CAPACITANCE (TA = +25°C, F = 1.0MHz, VCCB = 5V)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	B Port Input Capacitance	VIN = 0V	6.5	—	pF
Cl/O	B Port I/O Capacitance	VIN = 0V	6.5	—	pF

## NOTE:

1. As applicable to the device type.

FUNCTION TABLE (EACH 8-BIT SECTION)<sup>(1)</sup>

Inputs		Outputs	
xOE	xDIR	L	L
		L	Bus B Data to Bus A
		H	Bus A Data to Bus B
		X	High Z State

## NOTE:

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (B PORT)<sup>(1)</sup>

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCCB = 4.5V to 5.5V		2	—	—	V
VIL	Input LOW Voltage Level	VCCB = 4.5V to 5.5V		—	—	0.8	V
IIH	Input HIGH Current	VCCB = 5.5V	VI = VCC	—	—	±5	µA
IIL	Input LOW Current	VCCB = 5.5V	VI = GND	—	—	±5	µA
IOZH	High Impedance Output Current	VCCB = 5.5V	VO = VCC	—	—	±10	µA
IOZL	(3-State Output pins)		VO = GND	—	—	±10	
VH	Input Hysteresis	VCCB = 4.5V		—	100	—	mV
ICCL	Quiescent Power Supply Current	VCCB = 5.5V VIN = GND or VCCB		—	0.1	40	µA
ICCH							
ICCZ							
ΔICC	Quiescent Power Supply Current Variation	One input at 3.4V, other inputs at VCCB or GND		—	—	750	µA

## NOTES:

1. VCCA = 2.7V to 3.6V.

2. Typical values are at Vcc = 5V, +25°C ambient.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (A PORT)<sup>(1,2)</sup>

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(3)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCCA = 2.7V to 3.6V		2	—	—	V
VIL	Input LOW Voltage Level	VCCA = 2.7V to 3.6V		—	—	0.8	V
IIH	Input HIGH Current	VCCA = 3.6V	VI = VCC	—	—	±5	µA
IIL	Input LOW Current	VCCA = 3.6V	VI = GND	—	—	±5	µA
IOZH	High Impedance Output Current	VCCA = 3.6V	VO = VCC	—	—	±10	µA
IOZL	(3-State Output pins)		VO = GND	—	—	±10	
VH	Input Hysteresis	VCCA = 3.3V		—	100	—	mV
ICCL	Quiescent Power Supply Current	VCCA = 3.6V VIN = GND or VCCA		—	0.1	40	µA
ICCH							
ICCZ							
ΔICC	Quiescent Power Supply Current Variation	One input at VCCA - 0.6V, other inputs at VCCA or GND		—	—	750	µA

## NOTES:

1. VCCB = 5V ± 0.5V.

2. Control inputs xDIR,  $\overline{OE}$  are supplied from VCCA.

3. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS,  $V_{CCA} = 3.3V \pm 0.3V$  (A PORT)

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage (B Port to A Port)	V <sub>CCA</sub> = 2.7V to 3.6V	I <sub>OH</sub> = - 0.1mA	V <sub>CCA</sub> = 0.2	—	V
		V <sub>CCA</sub> = 2.7V	I <sub>OH</sub> = - 12mA	2.2	—	
		V <sub>CCA</sub> = 3V		2.4	—	
		V <sub>CCA</sub> = 3V	I <sub>OH</sub> = - 24mA	2	—	
VOL	Output LOW Voltage (B Port to A Port)	V <sub>CCA</sub> = 2.7V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		V <sub>CCA</sub> = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		V <sub>CCA</sub> = 3V	I <sub>OL</sub> = 24mA	—	0.55	

## NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.  
 $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ;  $V_{CCA} = 3.3V \pm 0.3V$ .

OUTPUT DRIVE CHARACTERISTICS,  $V_{CCB} = 5V \pm 0.5V$  (B PORT)

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage (A Port to B Port)	V <sub>CCB</sub> = 4.5V	I <sub>OH</sub> = - 0.1mA	4.3	—	V
		V <sub>CCB</sub> = 5.5V		5.3	—	
		V <sub>CCB</sub> = 4.5V	I <sub>OH</sub> = - 24mA	3.7	—	
		V <sub>CCB</sub> = 5.5V		4.7	—	
VOL	Output LOW Voltage (A Port to B Port)	V <sub>CCB</sub> = 4.5V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		V <sub>CCB</sub> = 5.5V		—	0.2	
		V <sub>CCB</sub> = 4.5V	I <sub>OL</sub> = 24mA	—	0.55	
		V <sub>CCB</sub> = 5.5V		—	0.55	

## NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.  
 $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ;  $V_{CCB} = 5V \pm 0.5V$ .

OPERATING CHARACTERISTICS,  $T_A = 25^\circ\text{C}$ 

Symbol	Parameter	Test Conditions	$V_{CCA} = 3.3\text{V}, V_{CCB} = 5\text{V}$		Unit
			Typical		
CPD	Power Dissipation Capacitance, Outputs enabled (A port or B port)	$C_L = 0\text{pF}, f = 10\text{MHz}$	56		$\text{pF}$
CPD	Power Dissipation Capacitance, Outputs disabled (A port or B port)		6		

SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	$V_{CCB} = 5\text{V} \pm 0.5\text{V}$				Unit	
		$V_{CCA} = 2.7\text{V}$		$V_{CCA} = 3.3\text{V} \pm 0.3\text{V}$			
		Min.	Max.	Min.	Max.		
$t_{PLH}$	Propagation Delay $x_{Ax}$ to $x_{Bx}$	—	5.9	1	5.8	ns	
$t_{PHL}$	Propagation Delay $x_{Bx}$ to $x_{Ax}$	—	6.7	1.2	5.8	ns	
$t_{PZH}$	Output Enable Time $\overline{xOE}$ to $x_{Bx}$	—	9.3	1	8.9	ns	
$t_{PZL}$	Output Enable Time $\overline{xOE}$ to $x_{Ax}$	—	10.2	2	9.1	ns	
$t_{PHZ}$	Output Disable Time $x_{OE}$ to $x_{Bx}$	—	9.2	2.1	9.4	ns	
$t_{PLZ}$	Output Disable Time $x_{OE}$ to $x_{Ax}$	—	9	2.9	8.6	ns	


## NOTE:

1. See TEST CIRCUITS AND WAVEFORMS.  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

TEST CIRCUITS AND WAVEFORMS FOR  $V_{CCA} = 3.3V \pm 0.3V$  AND  $V_{CCA} = 2.7V$ 

## TEST CONDITIONS

Symbol	$V_{CCA} = 3.3V \pm 0.3V$	$V_{CCA} = 2.7V$	Unit
$V_{LOAD}$	6	6	V
$V_{IH}$	3	3	V
$V_T$	1.5	1.5	V
$V_{LZ}$	300	300	mV
$V_{OH} - V_{HZ}$	300	300	mV
$C_L$	50	50	pF



Test Circuit for All Outputs

## DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

## NOTE:


1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .

## SWITCH POSITION

Test	Switch
Disable Low	$V_{LOAD}$
Enable Low	GND
Disable High	
Enable High	
All Other Tests	Open



Propagation Delay



Enable and Disable Times

## NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

TEST CIRCUITS AND WAVEFORMS FOR  $V_{CCB} = 5V \pm 0.5V$ TEST CONDITIONS (USE  $V_{CCA}$  TEST CIRCUIT)

Symbol	$V_{CCB}^{(1)} = 5V \pm 0.2V$	Unit
$V_{LOAD}$	$2 \times V_{CCB}$	V
$V_{IH}$	2.7	V
$V_T$	1.5 or $V_{CCB} / 2$	V
$V_{LZ}$	20% of $V_{CCB}$	mV
$V_{HZ}$	80% of $V_{CCB}$	mV
$C_L$	50	pF


## NOTE:

1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .

*Propagation Delay*

## NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

*Enable and Disable Times*

## NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

## ORDERING INFORMATION



## Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74ALVC164245PAG	PAG48	TSSOP	C
	74ALVC164245PAG8	PAG48	TSSOP	C
	74ALVC164245PVG	PVG48	SSOP	C
	74ALVC164245PVG8	PVG48	SSOP	C

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).