

**FEATURES:**

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 $\mu$  W typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

**DRIVE FEATURES:**

- Balanced Output Drivers:  $\pm 12mA$  (A port)
- High Output Drivers:  $\pm 24mA$  (B port)

**DESCRIPTION:**


This 16-bit bus transceiver is built using advanced dual metal CMOS technology. The ALVC162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\bar{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

The ALVC162245 has series resistors in the device output structure of the "A" port which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12mA$  at the designated threshold levels. The "B" port has a  $\pm 24mA$  driver.

**APPLICATIONS:**

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

**FUNCTIONAL BLOCK DIAGRAM**

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**INDUSTRIAL TEMPERATURE RANGE**

**JUNE 2009**

**PIN CONFIGURATION**

1DIR	1	48	1 $\bar{OE}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
Vcc	7	42	Vcc
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
Vcc	18	31	Vcc
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2 $\bar{OE}$

TSSOP  
TOP VIEW**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Description	Max	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>cc</sub> +0.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	-50 to +50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>i</sub> < 0 or V <sub>i</sub> > V <sub>cc</sub>	±50	mA
I <sub>OK</sub>	Continuous Clamp Current, V <sub>o</sub> < 0	-50	mA
I <sub>CC</sub>	Continuous Current through each V <sub>cc</sub> or GND	±100	mA
I <sub>SS</sub>			

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>cc</sub> terminals.
3. All terminals except V<sub>cc</sub>.

**CAPACITANCE** (T<sub>A</sub> = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	9	pF
C <sub>OUT</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	7	9	pF

## NOTE:

1. As applicable to the device type.

**PIN DESCRIPTION**

Pin Names	Description
x $\bar{OE}$	Output Enable Inputs (Active LOW)
DIR	Direction Control Inputs
xA <sub>x</sub>	Side A Inputs or 3-State Outputs
xB <sub>x</sub>	Side B Inputs or 3-State Outputs

**FUNCTION TABLE** (EACH 8-BIT SECTION)<sup>(1)</sup>

Inputs		Outputs
x $\bar{OE}$	xDIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## NOTE:

1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	VCC = 3.6V	VI = VCC	—	—	$\pm 5$	$\mu\text{A}$
I <sub>IL</sub>	Input LOW Current	VCC = 3.6V	VI = GND	—	—	$\pm 5$	$\mu\text{A}$
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V		—	—	$\pm 10$	$\mu\text{A}$
				—	—	$\pm 10$	
VIK	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = $-18\text{mA}$		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	$\mu\text{A}$
$\Delta I_{CC}$	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	$\mu\text{A}$

NOTE:

1. Typical values are at  $VCC = 3.3V$ ,  $+25^{\circ}\text{C}$  ambient.

## OUTPUT DRIVE CHARACTERISTICS (A PORT)

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = $-0.1\text{mA}$	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = $-4\text{mA}$	1.9	—	
			I <sub>OH</sub> = $-6\text{mA}$	1.7	—	
		VCC = 2.7V	I <sub>OH</sub> = $-4\text{mA}$	2.2	—	
			I <sub>OH</sub> = $-8\text{mA}$	2	—	
		VCC = 3V	I <sub>OH</sub> = $-6\text{mA}$	2.4	—	
			I <sub>OH</sub> = $-12\text{mA}$	2	—	
		VCC = 2.3V to 3.6V	I <sub>OL</sub> = $0.1\text{mA}$	—	0.2	V
			I <sub>OL</sub> = $4\text{mA}$	—	0.4	
			I <sub>OL</sub> = $6\text{mA}$	—	0.55	
			I <sub>OL</sub> = $4\text{mA}$	—	0.4	
			I <sub>OL</sub> = $8\text{mA}$	—	0.6	
		VCC = 3V	I <sub>OL</sub> = $6\text{mA}$	—	0.55	
			I <sub>OL</sub> = $12\text{mA}$	—	0.8	

NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.  
 $TA = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

## OUTPUT DRIVE CHARACTERISTICS (B PORT)

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		VCC = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V	I <sub>OH</sub> = - 24mA	2.4	—	
		VCC = 3V		2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		VCC = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		VCC = 3V	I <sub>OL</sub> = 24mA	—	0.55	

### NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. TA = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	23	30	pF
	Power Dissipation Capacitance Outputs disabled		4	5	

## SWITCHING CHARACTERISTICS (A PORT)<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub>	Propagation Delay x <sub>Bx</sub> to x <sub>Ax</sub>	1	4.9	—	4.7	1	4.2	ns
t <sub>PHL</sub>	Output Enable Time x <sub>OE</sub> to x <sub>Ax</sub>	1	6.8	—	6.7	1	5.6	ns
t <sub>PZH</sub>	Output Disable Time x <sub>OE</sub> to x <sub>Ax</sub>	1	6.3	—	5.7	1	5.5	ns
t <sub>PLZ</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## SWITCHING CHARACTERISTICS (B PORT)<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub>	Propagation Delay x <sub>Ax</sub> to x <sub>Bx</sub>	1	3.7	—	3.6	1	3	ns
t <sub>PHL</sub>	Output Enable Time x <sub>OE</sub> to x <sub>Bx</sub>	1	5.7	—	5.4	1	4.4	ns
t <sub>PZH</sub>	Output Disable Time x <sub>OE</sub> to x <sub>Bx</sub>	1	5.2	—	4.6	1	4.1	ns
t <sub>PLZ</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF



Test Circuit for All Outputs

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.


$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .

## SWITCH POSITION


Test	Switch
Open Drain	
Disable Low	$V_{LOAD}$
Enable Low	
Disable High	$GND$
Enable High	
All Other Tests	Open




Output Skew -  $tsk(x)$

#### NOTES:

1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

**ORDERING INFORMATION**

XX	ALVC	X	XX	XXX	XX	
Temp. Range	Bus-Hold	Family	Device Type	Package		
				PAG	Thin Shrink Small Outline Package - Green	
			245	16-Bit Bus Transceiver with 3-State Outputs		
			162	Double-Density with Resistors, $\pm 12\text{mA}$ (A port) $\pm 24\text{mA}$ (B port)		
			Blank	No Bus-Hold		
			74	– 40°C to +85°C		

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).