

128K x 36 3.3V Synchronous ZBT[™] SRAM 2.5V I/O, Burst Counter Pipelined Outputs

Features

- 128K x 36 memory configurations
- Supports high performance system speed 150 MHz (3.8 ns Clock-to-Data Access)
- ZBT[™] Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications

Functional Block Diagram

- 4-word burst capability (interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP) and 119 ball grid array (BGA)
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information



ZBT and ZeroBus Turnaround are trademarks of Renesas and the architecture is supported by Micron Technology and Motorola Inc.



71V2546S

71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs

Commercial and Industrial Temperature Ranges

Description

The IDT71V2546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT[™], or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V2546 contains data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V2546 to be suspended as long as necessary. All synchronous inputs are ignored when (CEN) is high and the internal device registers will hold their previous values.

There are three chip enable pins (\overline{CE}_1 , CE₂, \overline{CE}_2) that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V2546 has an on-chip burst counter. In the burst mode, the IDT71V2546 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V2546 SRAM utilizes a high-performance CMOS process and is packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description Summary

Address Inputs	Input	Synchronous
Chip Enables	Input	Synchronous
Output Enable	Input	Asynchronous
Read/Write Signal	Input	Synchronous
Clock Enable	Input	Synchronous
Individual Byte Write Selects	Input	Synchronous
Clock	Input	N/A
Advance burst address / Load new address	Input	Synchronous
Linear / Interleaved Burst Order	Input	Static
Sleep Mode	Input	Synchronous
Data Input / Output	I/O	Synchronous
Core Power, I/O Power	Supply	Static
Ground	Supply	Static
	Chip Enables Output Enable Read/Write Signal Clock Enable Individual Byte Write Selects Clock Advance burst address / Load new address Linear / Interleaved Burst Order Sleep Mode Data Input / Output Core Power, I/O Power	Chip Enables Input Output Enable Input Read/Write Signal Input Clock Enable Input Individual Byte Write Selects Input Clock Input Advance burst address / Load new address Input Linear / Interleaved Burst Order Input Sleep Mode Input Data Input / Output I/O Core Power, I/O Power Supply



5294 tbl 02

Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A16	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/\overline{LD} low, \overline{CEN} low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/ <u>ID</u> is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/ <u>ID</u> is low with the chip deselected, any burst in progress is terminated. When ADV/ <u>ID</u> is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/ <u>ID</u> is sampled high.
R/W	Read / Write	I	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When \overline{CEN} is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of \overline{CEN} sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, \overline{CEN} must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal ($\overline{BW1}$ - $\overline{BW4}$) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW1}$ - $\overline{BW4}$ can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE ₂ to enable the IDT71V2546. (\overline{CE}_1 or \overline{CE}_2 sampled high or CE ₂ sampled low) and ADV/ID low at the rising edge of clock, initiates a deselect cycle. The ZBT TM has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE ₂ is used with \overline{CE}_1 and \overline{CE}_2 to enable the chip. CE ₂ has inverted polarity but otherwise identical to \overline{CE}_1 and \overline{CE}_2 .
CLK	Clock	I	N/A	This is the clock input to the IDT71V2546. Except for \overline{OE} , all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/Op1-I/Op4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	1	LOW	Burst order selection input. When \overline{LBO} is high the Interleaved burst sequence is selected. When \overline{LBO} is low the Linear burst sequence is selected. \overline{LBO} is a static input and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the IDT71V2546. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V2546 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.



71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs

Pin Configuration⁽³⁾ — 128K x 36, PKG100



100 TQFP

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ VIL; on the latest die revision this pin supports ZZ (sleep mode).
- 3, This text does not indicate the orientation of actual part-marking...



71V2546 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs

Pin Configuration⁽³⁾ — 128K x 36, BG119

_	1	2	3	4	5	6	7
A		O A6	O A4	O NC	O A8	O A16	O VDDQ
в	O NC O	O CE2 O	O A3 O	O ADV/LD O	O A9 O		O NC O
с		A7 0	A2 0		A12 O	A15	NC O
D	I/O16		VSS	NC O	VSS		I/O15
E	I/O17 O	I/O18 O	VSS O		Vss O	I/O13 O	I/O14
F		I/O19 O	Vss O	OE O	Vss O	I/O12	
G	I/O20 O	I/O21 O	BW3 O	NC O_	BW2 O	I/O11 O	I/O10 O
H	I/O22 O	I/O23 O	Vss O			I/O9 O	I/O8 O
J K	VDDQ O I/O24	VDD O I/O26	VDD(1) O VSS		VDD ⁽¹⁾ O VSS	VDD O I/O6	VDDQ O I/O7
	0 1/025	0 I/O27	O BW4	O NC	O BW1	O I/O4	0 I/O5
м		0 I/O28	O VSS		O VSS	O I/O3	
N	O I/O29	O I/O30	O VSS	O A1	O VSS	O I/O2	O I/O1
Р	O I/O31	O I/OP4	O VSS	O A0	O VSS	O I/OP1	O I/O0
R	O NC	O A5	LBO	O VDD	O VDD ⁽¹⁾	O A13	O NC
т	O NC O	O NC	O A10	O A11	O A14	O NC	O NC/ZZ ⁽²⁾
U	VDDQ	O NC	O NC	O NC	O NC	O NC	VDDQ

5294 drw 13a

Top View 119 BGA

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- Pin T7 supports ZZ (sleep mode) on the latest die revision.
 This text does not indicate orientation of actual part-marking.



71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	Vdd	VDDQ
Commercial	0°C to +70°C	0V 3.3V±5%		2.5V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%

NOTE:

1. TA is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial Values	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to Vdd	V
Vterm ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to Vdd +0.5	V
Vterm ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
Τ _Α (7)	Commercial Operating Temperature	-0 to +70	٥C
TA ⁽⁷⁾	Industrial Operating Temperature	-40 to +85	°C
Tbias	Temperature Under Bias	-55 to +125	۰C
Тѕтс	Storage Temperature	-55 to +125	۰C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA

NOTES:

5294 tbl 06

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

Commercial and Industrial Temperature Ranges

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	V
Vddq	I/O Supply Voltage	2.375	2.5	2.625	V
Vss	Supply Voltage	0	0	0	V
Vih	Input High Voltage - Inputs	1.7		VDD +0.3	V
Vih	Input High Voltage - I/O	1.7		VDDQ +0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.7	V
				5	294 tbl 03

NOTES:

5294 tbl 05

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

2. VIH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

100 TQFP Capacitance⁽¹⁾ $(T_A = +25^{\circ} C, f = 1.0 MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
	•			5294 tbl 07

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

119 BGA Capacitance⁽¹⁾ $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	7	pF
Ci/o	I/O Capacitance	Vout = 3dV	7	pF
			Į	5294 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.



71V2546 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs

Commercial and Industrial Temperature Ranges

5294 tbl 09

Synchronous Truth Table⁽¹⁾

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O ⁽⁶⁾ (2 cycles later)
L	L	Select	L	Valid	External	Х	LOAD WRITE	D ⁽⁷⁾
L	н	Select	L	Х	External	Х	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Х	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Х	Х	н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous Value
	•	•	•					5294 tb

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.

 Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.

4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/ Os remains unchanged.

5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $CE_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.

6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

7. Q - Data read from the device, D - data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/W	BW 1	BW 2	BW 3	BW4
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/Op1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (VO[8:15], VOP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (VO[16:23], VOP3) ⁽²⁾	L	Н	Н	L	Н
WRITE BYTE 4 (VO[24:31], VOP4) ⁽²⁾	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.



Interleaved Burst Sequence Table (LBO=VDD)

	Sequ	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	0	0	1	1	1	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0	
NOTE								5294 tbl 10	

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (**LBO**=Vss)

	Sequence 1		Sequ	Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	1	0	1	1	0	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0	

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
ADDRESS⁽²⁾ (A0 - A16)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
CONTROL ⁽²⁾ (R/w, ADV/LD, BW x)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA⁽²⁾ I/O [0:31], I/O P[1:4]	D/Q27	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	
									5201 day 03	,

5294 drw 03

5294 tbl 11

NOTES:

1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 , \overline{CE}_2 are all true.

2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.



Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/W	ADV/LD	CE ⁽¹⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Load read
n+1	Х	Х	Н	Х	L	Х	Х	Х	Burst read
n+2	A1	Н	L	L	L	Х	L	Q0	Load read
n+3	Х	Х	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	Х	Z	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2	Deselect or STOP
n+8	Аз	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A4	L	L	L	L	L	Х	D3	Load write
n+11	Х	Х	L	Н	L	Х	Х	D3+1	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A6	Н	L	L	L	Х	Х	Z	Load read
n+15	A7	L	L	L	L	L	Х	D5	Load write
n+16	Х	Х	Н	Х	L	L	L	Q6	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7	Load read
n+18	Х	Х	Н	Х	L	Х	Х	D7+1	Burst read
n+19	A9	L	L	L	L	L	L	Q8	Load write

NOTES:

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	Х	Х	L	Qo	Contents of Address Ao Read Out

5294 tbl 13

5294 tbl 12

NOTES:

1. <u>H</u> = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.



Burst Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	Х	Х	Clock Setup Valid, Advance Counter
n+2	Х	Х	Н	Х	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+3	Х	Х	Н	Х	L	Х	L	Q0+1	Address A0+1 Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q0+2	Address A0+2 Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Х	L	Q0+3	Address A0+3 Read Out, Load A1
n+6	Х	Х	Н	Х	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+7	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+8	A2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance..

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	₩x	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	L	Х	Х	Do	Write to Address Ao

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	L	Х	Х	Clock Setup Valid, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+3	Х	Х	Н	Х	L	L	Х	D0+1	Address A0+1 Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D0+2	Address A0+2 Write, Inc. Count
n+5	A1	L	L	L	L	L	Х	D0+3	Address A0+3 Write, Load A1
n+6	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+7	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count
n+8	A2	L	L	L	L	L	Х	D1+1 Address A1+1 Write, Load A2	

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

5294 tbl 16



Commercial and Industrial Temperature Ranges

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	₩x	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Х	Х	Х	Clock Valid
n+3	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Qo is on the bus.
n+4	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Qo is on the bus.
n+5	A2	Н	L	L	L	Х	L	Q0	Address Ao Read out (bus trans.)
n+6	Аз	Н	L	L	L	Х	L	Q1	Address A1 Read out (bus trans.)
n+7	A4	Н	L	L	L	Х	L	Q2	Address A2 Read out (bus trans.)

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance. 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

CEN BWx R/W ADV/LD **CE**⁽²⁾ ŌĒ Cycle Address I/O Comments L L L Х Х Address and Control meet setup. Ao L L n n+1 Х Х Х Х Н Х Х Х Clock n+1 Ignored. L L L L L Х Х Clock Valid. n+2 **A**1 n+3 Х Х Х Х Н Х Х Х Clock Ignored. Х Х Х Х Н Х Х Clock Ignored. Х n+4 n+5 A2 L L L L L Х D0 Write Data Do L Х Write Data D1 n+6 Аз L L L L D1 L n+7 A4 L L L L Х D2 Write Data D2

Write Operation with Clock Enable Used⁽¹⁾

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance. 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.



5294 tbl 18

Commercial and Industrial Temperature Ranges

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	₩x	ŌĒ	I/O ⁽³⁾	Comments	
n	Х	Х	L	Н	L	Х	Х	?	Deselected.	
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.	
n+2	Ao	Н	L	L	L	Х	Х	Z	Address and Control meet setup	
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.	
n+4	A1	Н	L	L	L	Х	L	Q0	Address Ao Read out. Load A1.	
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.	
n+6	Х	Х	L	Н	L	Х	L	Q1	Address A1 Read out. Deselected.	
n+7	A2	Н	L	L	L	Х	Х	Z	Address and control meet setup.	
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.	
n+9	Х	Х	L	Н	L	Х	L	Q2	Address A2 Read out. Deselected.	

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	₩x	ŌĒ	I/O ⁽³⁾	Comments	
n	Х	Х	L	Н	L	Х	Х	?	Deselected.	
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.	
n+2	Ao	L	L	L	L	L	Х	Z	Address and Control meet setup	
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.	
n+4	A1	L	L	L	L	L	Х	Do	Address Do Write in. Load A1.	
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.	
n+6	Х	Х	L	Н	L	Х	Х	D1	Address D1 Write in. Deselected.	
n+7	A2	L	L	L	L	L	Х	Z	Address and control meet setup.	
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.	
n+9	Х	Х	L	Н	L	Х	Х	D2	D2 Address D2 Write in. Deselected.	

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.



5294 tbl 19

Commercial and Industrial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V±5%)

Symbol	Parameter	Test Conditions	Min.	Мах.	Unit
lu	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V$ to V_{DD}		5	μA
Lu	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	$V_{DD} = Max., V_{IN} = 0V to V_{DD}$	_	30	μA
llo	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected		5	μA
Vol	Output Low Voltage	IOL = +6mA, $VDD = Min$.		0.4	V
Vон	Output High Voltage	юн = -6mA, Vdd = Min.	2.0	_	V

NOTE:

1. The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vod and ZZ will be internally pulled to Vss if it is not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽¹⁾ (V_{DD} = 3.3V±5%)

			150	MHz	133	MHz	100	MHz	Unit
Symbol	Parameter	Test Conditions	Com'l	Ind'l	Com'l	Ind'l	Com'l	Ind'l	Unit
ldd	Operating Power Supply Current	$\begin{array}{l} \mbox{Device Selected}, \mbox{Outputs Open}, \\ \mbox{ADV}/\overline{LD} = X, \ \mbox{V}_{DD} = Max., \\ \mbox{V}_{IN} \geq \mbox{V}_{IH} \ \mbox{or} \leq \mbox{V}_{IL}, \ \mbox{f} = \mbox{fm}_{MAX}^{(2)} \end{array}$	325	335	300	310	250	260	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN \ge VHD or \le VLD, f = 0 ^(2,3)	40	45	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN \ge VHD or < VLD, f = fMax ^(2.3)	120	130	110	120	100	110	mA
ISB3	ldle Power Supply Current	$\label{eq:constraint} \begin{array}{l} \hline Device Selected, Outputs Open,\\ \hline \hline CEN \geq VIH, VDD = Max.,\\ \hline VIN \geq VHD \mbox{ or } \leq VLD, f = \mbox{fmax}^{(2,3)} \end{array}$	40	45	40	45	40	45	mA

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.



AC Test Conditions

(VDDQ =	2.5V)
---------	-------

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(VDDQ/2)
Output Timing Reference Levels	(VDDQ/2)
AC Test Load	See Figure 1

5294 tbl 23

5294 tbl 22



AC Electrical Characteristics

(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

	Parameter	150MHz		133MHz		100MHz		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	6.7	_	7.5	_	10		ns
tF ⁽¹⁾	Clock Frequence	_	150	_	133		100	MHz
tсн ⁽²⁾	Clock High Pulse Width	2.0		2.2		3.2		ns
tcL ⁽²⁾	Clock Low Pulse Width	2.0		2.2		3.2		ns
Output Par	ameters	1			1		1	
tcD	Clock High to Valid Data	_	3.8		4.2		5	ns
tcpc	Clock High to Data Change	1.5		1.5		1.5		ns
tclz ^(3,4,5)	Clock High to Output Active	1.5		1.5	_	1.5	_	ns
tснz ^(3,4,5)	Clock High to Data High-Z	1.5	3	1.5	3	1.5	3.3	ns
toe	Output Enable Access Time		3.8		4.2		5	ns
tolz ^(3,4)	Output Enable Low to Data Active	0		0		0		ns
tohz ^(3,4)	Output Enable High to Data High-Z		3.8		4.2		5	ns
Set Up Tim	ies	1		1			1	-
tse	Clock Enable Setup Time	1.5		1.7		2.0		ns
tsa	Address Setup Time	1.5		1.7		2.0	_	ns
tsp	Data In Setup Time	1.5	_	1.7		2.0		ns
tsw	Read/Write (R/W) Setup Time	1.5		1.7		2.0		ns
tsadv	Advance/Load (ADV/LD) Setup Time	1.5		1.7		2.0	_	ns
tsc	Chip Enable/Select Setup Time	1.5		1.7		2.0		ns
tsв	Byte Write Enable (BWx) Setup Time	1.5		1.7		2.0		ns
Hold Times	5							
the	Clock Enable Hold Time	0.5		0.5		0.5		ns
tha	Address Hold Time	0.5	_	0.5	_	0.5	_	ns
thd	Data In Hold Time	0.5	_	0.5	_	0.5	_	ns
thw	Read/Write (R/W) Hold Time	0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5		ns
thc	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5	_	0.5		ns

5294 tbl 24

NOTES: 1. tF = 1/tcyc.

2. Measured as HIGH above 0.6Vppg and LOW below 0.4Vppg.

3. Transition is measured ±200mV from steady-state.

4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.

5. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 1ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tCHZ, which is a Max. parameter (worse case at 70 deg. C, 3.135V).





RENESAS

- Q(A) represents the first output from the external address A1. Q(A2) represents the first output from the external address A2; Q(A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 C E2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- . 7 7 7 7
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/ID LOW. RVW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.



RENESAS

NOTES:

- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 - 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH
 - с.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM. 4
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM. <u>ى</u>

71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of Write Cycles^(1,2,3,4,5)

CLK

겁

БH

Ŧ

밚

THADV

٨

tSADV

ADV/LD

CEN

tHW

tsw.

tcyc.

↓



Å

8 8

Å

4

Ř

tHA

tsA ▼

4

МN

Å

₹

ADDRESS

.

tHB

<u>BW</u>1 - <u>BW</u>4

RENESAS

¥

tsb Ĭ

tHC

<u>CE1, CE2(2)</u>

ts ts



D(A5)

D(A4)

D(A2) ŧ

tcbc

tcLZ

4 tcHZ

▲ tcb ◆

Q(A1)

DATAOUT

Q(A3)

-Read

-Read

Write -

White

DATAIN

ШO

Q(A7)

NOTES:

Q (Ai) represents the first output from the external address Ai. D (A2) represents the input data to the SRAM corresponding to address A2.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
 Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

5294 drw 08

-Read



RENESAS

71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs

- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH. 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition
- did not occur. All internal registers in the SRAM will retain their previous state. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM. 4



RENESAS

Q(A)) represents the first output from the external address A₁. D(A₃) represents the input data to the SRAM corresponding to address A₃.
 CE2 timing transitions are identical but inverted to the QE1 and QE2 signals. For example, when QE1 and QE2 are LOW on this waveform, CE2 is HIGH.
 CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
 IndividualByte Write signals(BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes intwo cycles before the actual data is presented to the SRAM.

Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.



Ordering Information

- 1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.



Commercial and Industrial Temperature Ranges
--

Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
100	71V2546S100BG	BG119	PBGA	С
	71V2546S100BG8	BG119	PBGA	С
	71V2546S100BGI	BG119	PBGA	I
	71V2546S100BGl8	BG119	PBGA	I
	71V2546S100PFG	PKG100	TQFP	С
	71V2546S100PFG8	PKG100	TQFP	С
133	71V2546S133BG	BG119	PBGA	С
	71V2546S133BG8	BG119	PBGA	С
	71V2546S133BGI	BG119	PBGA	I
	71V2546S133BGI8	BG119	PBGA	I
	71V2546S133PFG	PKG100	TQFP	С
	71V2546S133PFG8	PKG100	TQFP	С
150	71V2546S150BG	BG119	PBGA	С
	71V2546S150BG8	BG119	PBGA	С
	71V2546S150PFG	PKG100	TQFP	С
	71V2546S150PFG8	PKG100	TQFP	С

Datasheet Document History

12/31/99		Created preliminary datasheet from 71V2556 and 71V2558 datasheets. Changed tcDc, tcLz, $% \left(\frac{1}{2}\right) =0$
		and tCHz minimums from 1.0ns to 1.5ns.
03/04/00	Pg. 1,14,15,22	Add 150 MHz speed grade offering
05/02/00	Pg. 5,6	Insert clarification note to Recommended Operating Temperature and Absolute Max Ratings tables
	Pg. 5,6,7	Clarify note on TQFP and BGA pin configurations; corrected typo in pinout
	Pg. 6	Add BGA capacitance table
	Pg. 21	Add 100 pin TQFP Package Diagram Outline
05/26/00	Pg. 23	Add new package offering, 13 x 15mm 165 fBGA
	5	Correct 119 BGA Package Diagram Outline
07/26/00	Pg. 5-8	Add ZZ, sleep mode reference note to BG119, PK100 and BQ165 pinouts
	Pg. 8	Update BQ165 pinout
	Pg. 23	Update BG119 Package Diagram Outline dimensions
10/25/00	5	Remove Preliminary status from datasheet
	Pg. 8	Add reference note to pin N5 on BQ165, reserved for JTAG pin TRST
05/20/02	Pg. 1-8,15,22,23,27	Added JTAG "SA" version functionality and updated ZZ pin descriptions and notes
09/30/04	Pg. 7	Updated pin configuration for the 119 BGA-reordered I/O signals on P6, P7 (128K x 36)
	5	and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).
02/23/07	Pg. 27	Added X step die generation to data sheet ordering information.
05/27/10	Pg. 24	Added "Restricted hazardous substance device" to the ordering information.
04/11/11	Pg. 1-21	Removed 71V2548 (EOL), fBGA 165 pin, and JTAG information.
	Pg. 13	Added 150MHz data for Industrial information.
	Pg. 20	Added Tape and Reel to Ordering information and updated description of Restricted hazardous
	5	substance device to Green.
08/12/20	Pg. 1 - 22	Rebranded as Renesas datasheet
	Pg. 1 & 20	Updated Industrial temp range and green availability
	Pg. 4 - 5	Updated package codes
	Pg. 20	Removed X generation die stepping from Ordering Information
	Pg. 21	Added Orderable Part Information table

