


Features

- ♦ High-speed access
 - Commercial: 20/25/35/45/55/70/90ns (max.)
 - Industrial: 25ns (max.)
 - Military: 35/55/70/90ns (max.)
- ♦ Low-power operation
 - IDT7133/43SA
 - Active: 1150mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7133/43LA
 - Active: 1050mW (typ.)
 - Standby: 1mW (typ.)
- ♦ Versatile control for write: separate write control for lower and upper byte of each port
- ♦ MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- ♦ On-chip port arbitration logic (IDT7133 only)
- ♦ BUSY output flag on IDT7133; BUSY input on IDT7143
- ♦ Fully asynchronous operation from either port
- ♦ Battery backup operation-2V data retention
- ♦ TTL-compatible; single 5V ($\pm 10\%$) power supply
- ♦ Available in 68-pin ceramic PGA, Flatpack, PLCC and 100-pin TQFP
- ♦ Military product compliant to MIL-PRF-38535 QML
- ♦ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ♦ Green parts available, see ordering information

Functional Block Diagram



2746 drw 01

NOTE:

1. IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor.
2. IDT7143 (SLAVE): BUSY is input.

Description

The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



Both devices provide two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200 μ W for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, 68-pin PLCC and 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Pin Configurations^(1,2,3,4)



NOTES:

- Both Vcc pins must be connected to the power supply to ensure reliable operation.
- Both GND pins must be connected to the ground supply to ensure reliable operation.
- PLG68 package body is approximately 0.95 in x 0.95 in x 0.17 in. FP68 package body is approximately 1.18 in x 1.18 in x 0.16 in.
- This package code is used to reference the package diagram.

Pin Configurations^(1,2,3,4) (con't.)

7133/43
GU68⁽⁴⁾

68-Pin PGA
Top View⁽⁵⁾

11		51 A6L	50 A5L	48 A3L	46 A1L	44 BUSYL	42 CE _R	40 A0R	38 A2R	36 A4R
10	53 A8L	52 A7L	49 A4L	47 A2L	45 A0L	43 CE _L	41 BUSY _R	39 A1R	37 A3R	35 A5R
09		55 A10L	54 A9L							32 A8R
08		57 R/W _{LLB}	56 OE _L							33 A7R
07		59 VCC ⁽¹⁾	58 R/W _{LUB}							30 A10R
06		61 I/O1L	60 I/O0L							29 A9R
05		63 I/O3L	62 I/O2L							28 R/W _{RLB}
04		65 I/O5L	64 I/O4L							27 OE _R
03		67 I/O7L	66 I/O6L							26 GND ⁽²⁾
02		68 I/O8L	1 I/O9L	3 I/O11L	5 I/O13L	7 I/O15L	9 GND ⁽²⁾	11 I/O1R	13 I/O3R	15 I/O5R
01			2 I/O10L	4 I/O12L	6 I/O14L	8 VCC ⁽¹⁾	10 I/O0R	12 I/O2R	14 I/O4R	16 I/O6R
										18 I/O8R
										19 I/O9R
										20 I/O10R
										21 I/O11R
										22 I/O12R
										23 I/O13R
										24 I/O14R
										25 I/O15R
										26 I/O16R
										27 I/O17R
										28 I/O18R
										29 I/O19R
										30 I/O20R
										31 I/O21R
										32 I/O22R
										33 I/O23R
										34 I/O24R
										35 I/O25R
										36 I/O26R
										37 I/O27R
										38 I/O28R
										39 I/O29R
										40 I/O30R
										41 I/O31R
										42 I/O32R
										43 I/O33R
										44 I/O34R
										45 I/O35R
										46 I/O36R
										47 I/O37R
										48 I/O38R
										49 I/O39R
										50 I/O40R
										51 I/O41R
										52 I/O42R
										53 I/O43R
										54 I/O44R
										55 I/O45R
										56 I/O46R
										57 I/O47R
										58 I/O48R
										59 I/O49R
										60 I/O50R
										61 I/O51R
										62 I/O52R
										63 I/O53R
										64 I/O54R
										65 I/O55R
										66 I/O56R
										67 I/O57R
										68 I/O58R
										69 I/O59R
										70 I/O60R
										71 I/O61R
										72 I/O62R
										73 I/O63R
										74 I/O64R
										75 I/O65R
										76 I/O66R
										77 I/O67R
										78 I/O68R
										79 I/O69R
										80 I/O70R
										81 I/O71R
										82 I/O72R
										83 I/O73R
										84 I/O74R
										85 I/O75R
										86 I/O76R
										87 I/O77R
										88 I/O78R
										89 I/O79R
										90 I/O80R
										91 I/O81R
										92 I/O82R
										93 I/O83R
										94 I/O84R
										95 I/O85R
										96 I/O86R
										97 I/O87R
										98 I/O88R
										99 I/O89R
										100 I/O90R
										101 I/O91R
										102 I/O92R
										103 I/O93R
										104 I/O94R
										105 I/O95R
										106 I/O96R
										107 I/O97R
										108 I/O98R
										109 I/O99R
										110 I/O100R


Pin 1
Designator A B C D E F G H J K L

2746 drw 04

NOTES:

- Both Vcc pins must be connected to the power supply to ensure reliable operation.
- Both GND pins must be connected to the ground supply to ensure reliable operation.
- GU68 package body is approximately 1.18 in x 1.18 in x 0.16 in.
- This package code is used to reference the package diagram.
- This text does not indicate orientation of the actual part-marking.

Pin Configurations^(1,2,3,4) (con't.)



NOTES:

- Both Vcc pins must be connected to the power supply to ensure reliable operation.
- Both GND pins must be connected to the ground supply to ensure reliable operation.
- PNG100 package body is approximately 14mm x 14mm x 1.4mm.
- This package code is used to reference the package diagram.

Pin Names

Left Port	Right Port	Names
CE_L	CE_R	Chip Enable
R/W_LUB	R/W_RUB	Upper Byte Read/Write Enable
R/W_LLB	R/W_RLB	Lower Byte Read/Write Enable
OE_L	OE_R	Output Enable
A0L - A10L	A0R - A10R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
BUSY_L	BUSY_R	Busy Flag
VCC		Power
GND		Ground

2746 tbl 01

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-65 to +150	-65 to +150	°C
P _T	Power Dissipation	2.0	2.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTES:

2746tbl02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq 20\text{mA}$ for the period of $VTERM \geq Vcc + 10\%$.

2746tbl04

Maximum Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V \pm 10%
Commercial	0°C to +70°C	0V	5.0V \pm 10%
Industrial	-40°C to +85°C	0V	5.0V \pm 10%

NOTES:

- This is the parameter T_A. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2746tbl05

NOTES:

- V_{IL} (min.) = -1.5V for pulse width less than 10ns.
- VTERM must not exceed Vcc + 10%.

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	11	pF

2746tbl03

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Either port, Vcc = 5.0V \pm 10%)

Symbol	Parameter	Test Conditions	7133SA 7143SA		7133LA 7143LA		Unit
			Min.	Max.	Min.	Max.	
I _{IL}	Input Leakage Current ⁽¹⁾	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	10	—	5	µA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$, V _{OUT} = 0V to V _{CC}	—	10	—	5	µA
V _{OL}	Output Low Voltage (I _{LO} -I _{O15})	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2746tbl06

NOTE:

- At V_{CC} \leq 2.0V, input leakages are undefined.

DC Electrical Characteristics Operating Temperature and Supply Voltage Range⁽²⁾ (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit	
				Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\bar{CE} = V_{IL}$, Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L	S L	250 230	310 280	250 230	300 270	240 210	295 250	mA
			MIL & IND	S L	— —	— —	250 230	330 300	240 220	325 295	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\bar{CE}_L and $\bar{CE}_R = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	25 25	80 70	25 25	80 70	25 25	70 60	mA
			MIL & IND	S L	— —	— —	25 25	90 80	25 25	75 65	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\bar{CE}^A = V_{IL}$ and $\bar{CE}^B = V_{IH}^{(4)}$ $f = f_{MAX}^{(3)}$ Active Port Outputs Disabled	COM'L	S L	140 120	200 180	140 100	200 170	120 100	180 160	mA
			MIL & IND	S L	— —	— —	140 100	230 190	120 100	200 180	
I _{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \bar{CE}_L and $\bar{CE}_R > V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$, $f = 0^{(4)}$	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	mA
			MIL & IND	S L	— —	— —	1.0 0.2	30 10	1.0 0.2	30 10	
I _{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\bar{CE}^A < 0.2V$ and $\bar{CE}^B > V_{CC} - 0.2V^{(5)}$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$ Active Port Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L	S L	140 120	190 170	140 120	190 170	120 100	170 150	mA
			MIL & IND	S L	— —	— —	140 120	220 200	120 100	190 170	

2746 tbl 07a

Symbol	Parameter	Test Condition	Version	7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit	
				Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\bar{CE} = V_{IL}$, Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L	S L	230 210	290 250	230 210	285 250	230 210	280 250	mA
			MIL & IND	S L	— —	— —	230 210	315 285	230 210	310 280	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\bar{CE}_L and $\bar{CE}_R = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	25 25	75 65	25 25	70 60	25 25	70 60	mA
			MIL & IND	S L	— —	— —	25 25	80 70	25 25	75 65	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\bar{CE}^A = V_{IL}$ and $\bar{CE}^B = V_{IH}^{(4)}$ $f = f_{MAX}^{(3)}$ Active Port Outputs Disabled	COM'L	S L	120 100	190 170	120 100	180 160	120 100	180 160	mA
			MIL & IND	S L	— —	— —	120 100	210 190	120 100	200 180	
I _{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \bar{CE}_L and $\bar{CE}_R > V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$, $f = 0^{(4)}$	COM'L	S L	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	mA
			MIL & IND	S L	— —	— —	1.0 0.2	30 10	1.0 0.2	30 10	
I _{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\bar{CE}^A < 0.2V$ and $\bar{CE}^B > V_{CC} - 0.2V^{(5)}$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$ Active Port Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L	S L	120 100	180 160	120 100	170 150	120 100	170 150	mA
			MIL & IND	S L	— —	— —	120 100	200 180	120 100	190 170	

2746 tbl 07b

NOTES:

1. $V_{CC} = 5V$, $T_A = +25^\circ C$ for Typ., and are not production tested. $I_{CCDC} = 180mA$ (typ.)
2. 'X' in part number indicates power rating (SA or LA)
3. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/\tau_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Data Retention Characteristics

(LA Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	7133LA/7143LA			Unit
			Min.	Typ. ⁽¹⁾	Max.	
V_{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$ $\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	2.0	—	—	V
I_{CCR}	Data Retention Current		—	100	4000	μA
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time		—	100	1500	
$t_R^{(3)}$	Operation Recovery Time		0	—	—	V
				$t_{RC}^{(2)}$	—	V

2746 tbl 08

NOTES:

1. $V_{CC} = 2V$, $T_A = +25^\circ C$, and are not production tested.
2. t_{RC} = Read Cycle Time
3. This parameter is guaranteed by device characterization but is not production tested.

Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2 and 3

2746 tbl 09




Figure 1. AC Output Test Load




Figure 2. Output Load
(for t_{Lz} , t_{Hz} , t_{Wz} , t_{ow})

*Including scope and jig




Figure 3. \overline{BUSY} Output Load
(IDT7133 only)

AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage⁽³⁾

		7133X20 7143X20 Com'l Only	7133X25 7143X25 Com'l & Ind	7133X35 7143X35 Com'l & Military				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t _{RC}	Read Cycle Time	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	35	ns
t _{ACE}	Chip Enable Access Time	—	20	—	25	—	35	ns
t _{AOE}	Output Enable Access Time	—	12	—	15	—	20	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	0	—	0	—	0	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	12	—	15	—	20	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	20	—	50	—	50	ns

2746 tbl 10a


		7133X45 7143X45 Com'l Only	7133X55 7143X55 Com'l, Ind & Military	7133X70/90 7143X70/90 Com'l & Military				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t _{RC}	Read Cycle Time	45	—	55	—	70/90	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	70/90	ns
t _{ACE}	Chip Enable Access Time	—	45	—	55	—	70/90	ns
t _{AOE}	Output Enable Access Time	—	25	—	30	—	40/40	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0/0	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	0	—	5	—	5/5	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	20	—	20	—	25/25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0/0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50/50	ns

2746 tbl 10b


NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. 'X' in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE⁽⁵⁾



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE⁽⁵⁾



NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first, \overline{OE} or \overline{CE} .
3. tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, \overline{BUSY} has no relationship to valid output data.
4. Start of valid data depends on which timing becomes effective last, tAOE, tAACE, tAA, or tBDD.
5. R/W = V_{IH}, and the address is valid prior to or coincidental with \overline{CE} transition LOW.

AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage⁽⁵⁾

Symbol	Parameter	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t _{WC}	Write Cycle Time ⁽³⁾	20	—	25	—	35	—	ns
t _{EW}	Chip Enable to End-of-Write	15	—	20	—	25	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	20	—	25	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	15	—	20	—	25	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	15	—	15	—	20	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	12	—	15	—	20	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	12	—	15	—	20	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	0	—	ns

2746 tbl 11a

Symbol	Parameter	7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t _{WC}	Write Cycle Time ⁽³⁾	45	—	55	—	70/90	—	ns
t _{EW}	Chip Enable to End-of-Write	30	—	40	—	50/50	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	40	—	50/50	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0/0	—	ns
t _{WP}	Write Pulse Width	30	—	40	—	50/50	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0/0	—	ns
t _{DW}	Data Valid to End-of-Write	20	—	25	—	30/30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	20	—	20	—	25/25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	5	—	5	—	5/5	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	20	—	20	—	25/25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	5	—	5	—	5/5	—	ns

2746 tbl 11b

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage from the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but not production tested.
3. For MASTER/SLAVE combination, t_{WC} = t_{BAA} + t_{WR} + t_{WP}, since R/W = V_{IL} must occur after t_{BAA}.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operation conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part number indicates power rating (SA or LA).

AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage⁽⁶⁾

Symbol	Parameter	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER 71V33)								
tbAA	BUSY Access Time from Address	—	20	—	20	—	30	ns
tbDA	BUSY Disable Time from Address	—	20	—	20	—	30	ns
tbAC	BUSY Access Time from Chip Enable	—	20	—	20	—	25	ns
tbDC	BUSY Disable Time from Chip Enable	—	17	—	20	—	25	ns
twDD	Write Pulse to Data Delay ⁽¹⁾	—	40	—	50	—	60	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	30	—	35	—	45	ns
tbDD	BUSY Disable to Valid Data ⁽²⁾	—	25	—	30	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽³⁾	5	—	5	—	5	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	20	—	20	—	25	—	ns
BUSY INPUT TIMING (For SLAVE 71V43)								
twB	BUSY Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	20	—	20	—	25	—	ns
twDD	Write Pulse to Data Delay ⁽¹⁾	—	40	—	50	—	60	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	30	—	35	—	45	ns

2746 tbl 12a


Symbol	Parameter	7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER 71V33)								
tbAA	BUSY Access Time from Address	—	40	—	40	—	45/45	ns
tbDA	BUSY Disable Time from Address	—	40	—	40	—	45/45	ns
tbAC	BUSY Access Time from Chip Enable	—	30	—	35	—	35/35	ns
tbDC	BUSY Disable Time from Chip Enable	—	25	—	30	—	30/30	ns
twDD	Write Pulse to Data Delay ⁽¹⁾	—	80	—	80	—	90/90	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	55	—	70/70	ns
tbDD	BUSY Disable to Valid Data ⁽²⁾	—	40	—	40	—	40/40	ns
tAPS	Arbitration Priority Set-up Time ⁽³⁾	5	—	5	—	5/5	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	30	—	30	—	30/30	—	ns
BUSY INPUT TIMING (For SLAVE 71V43)								
twB	BUSY Input to Write ⁽⁴⁾	0	—	0	—	0/0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	30	—	30	—	30/30	—	ns
twDD	Write Pulse to Data Delay ⁽¹⁾	—	80	—	80	—	90/90	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	55	—	70/70	ns

2746 tbl 12b


NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
2. tbDD is calculated parameter and is greater of 0, twDD - tWP (actual) or tdDD - tbW (actual).
3. To ensure that the earlier of the two ports wins.
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part number indicates power rating (SA or LA).

Timing Waveform of Write Cycle No. 1 (R/W Controlled Timing)^(1,5,8)




Write Cycle No. 2 (CE Controlled Timing)^(1,5)




NOTES:

1. R/W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (tew or twp) of a CE = V_{IL} and a R/W = V_{IL}.
3. tWR is measured from the earlier of CE or R/W going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal (CE or R/W) is asserted last.
7. Timing depends on which enable signal is de-asserted first, CE or OE.
8. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. R/W for either upper or lower byte.


Timing Waveform of Write with Port-to-Port Read and **BUSY**^(1,2,3)




Timing Waveform of Write with **BUSY**⁽³⁾



Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾



Timing Waveform of **BUSY** Arbitration Controlled by Addresses⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If TAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only).

Functional Description

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} HIGH). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table 1.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The \overline{BUSY} pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a \overline{BUSY} indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented to a port by tying the \overline{BUSY} pin for that port LOW. The \overline{BUSY} outputs on the IDT 7133 RAM are open drain and require pull-up resistors.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT7133/43 RAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT7133 RAM the \overline{BUSY} pin is an output and on the IDT7143 RAM, the \overline{BUSY} pin is an input (see Figure 3).




Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSY}_L while another activates its \overline{BUSY}_R signal. Both sides are now \overline{BUSY} and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to \overline{BUSY} from the MASTER.

Truth Table I – Non-Contention Read/Write Control⁽⁴⁾

LEFT OR RIGHT PORT ⁽¹⁾						Function
R/WLB	R/WUB	\overline{CE}	\overline{OE}	I/O ₀₋₇	I/O ₈₋₁₅	
X	X	H	X	Z	Z	Port Disabled and in Power Down Mode, lsb2, lsb4
X	X	H	X	Z	Z	$CE_R = CE_L = V_{IH}$, Power Down Mode, lsb1 or lsb3
L	L	L	X	DATA _{IN}	DATA _{IN}	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	H	L	L	DATA _{IN}	DATA _{OUT}	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
H	L	L	L	DATA _{OUT}	DATA _{IN}	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	H	L	H	DATA _{IN}	Z	Data on Lower Byte Written into Memory ⁽²⁾
H	L	L	H	Z	DATA _{IN}	Data on Upper Byte Written into Memory ⁽²⁾
H	H	L	L	DATA _{OUT}	DATA _{OUT}	Data in Memory Output on Lower Byte and Upper Byte
H	H	L	H	Z	Z	High Impedance Outputs

2746tbl 13

NOTES:

1. $A_{0L} - A_{10L} \neq A_{0R} - A_{10R}$
2. If $\overline{BUSY} = \text{LOW}$, data is not written.
3. If $\overline{BUSY} = \text{LOW}$, data may not be valid, see twdd and tddd timing.
4. "H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High-Impedance, "LB" = Lower Byte, "UB" = Upper Byte

Truth Table II — Address **BUSY** Arbitration


Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	$A_{0L}-A_{10L}$ $A_{0R}-A_{10R}$	\overline{BUSY}_L ⁽¹⁾	\overline{BUSY}_R ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

2746tbl 14

NOTES:

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the \overline{BUSY} input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If TAPS is not met, either \overline{BUSY}_L or $\overline{BUSY}_R = V_{IL}$ will result \overline{BUSY}_L and \overline{BUSY}_R outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving LOW regardless of actual logic level on the pin.

Ordering Information



2746 drw 16

NOTES:

1. Contact your local sales office for industrial temp. range for other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

LEAD FINISH (SnPb) parts are Obsolete excluding PGA and Flatpack. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7133LA20G	GU68	PGA	C
	7133LA20JG	PLG68	PLCC	C
	7133LA20JG8	PLG68	PLCC	C
	7133LA20PFG	PNG100	TQFP	C
	7133LA20PFG8	PNG100	TQFP	C
25	7133LA25G	GU68	PGA	C
	7133LA25JG1	PLG68	PLCC	I
	7133LA25JG18	PLG68	PLCC	I
	7133LA25PFG1	PNG100	TQFP	I
	7133LA25PFG18	PNG100	TQFP	I
35	7133LA35FB	FP68	FPACK	M
	7133LA35G	GU68	PGA	C
	7133LA35GB	GU68	PGA	M
45	7133LA45G	GU68	PGA	C
55	7133LA55FB	FP68	FPACK	M
	7133LA55G	GU68	PGA	C
	7133LA55GB	GU68	PGA	M
70	7133LA70G	GU68	PGA	C
	7133LA70GB	GU68	PGA	M
90	7133LA90G	GU68	PGA	C
	7133LA90GB	GU68	PGA	M

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7133SA20G	GU68	PGA	C
25	7133SA25G	GU68	PGA	C
35	7133SA35FB	FP68	FPACK	M
	7133SA35G	GU68	PGA	C
	7133SA35GB	GU68	PGA	M
45	7133SA35PFG	PNG100	TQFP	C
	7133SA35PFG8	PNG100	TQFP	C
55	7133SA45G	GU68	PGA	C
70	7133SA55FB	FP68	FPACK	M
	7133SA55G	GU68	PGA	C
	7133SA55GB	GU68	PGA	M
70	7133SA70G	GU68	PGA	C
	7133SA70GB	GU68	PGA	M
90	7133SA90G	GU68	PGA	C
	7133SA90GB	GU68	PGA	M

Orderable Part Information (con't)

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7143LA20G	GU68	PGA	C
	7143LA20JG	PLG68	PLCC	C
	7143LA20JG8	PLG68	PLCC	C
25	7143LA25G	GU68	PGA	C
35	7143LA35FB	FP68	FPACK	M
	7143LA35G	GU68	PGA	C
	7143LA35GB	GU68	PGA	M
55	7143LA55G	GU68	PGA	C
	7143LA55GB	GU68	PGA	M
70	7143LA70GB	GU68	PGA	M
90	7143LA90GB	GU68	PGA	M

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7143SA20G	GU68	PGA	C
25	7143SA25G	GU68	PGA	C
35	7143SA35FB	FP68	FPACK	M
	7143SA35G	GU68	PGA	C
	7143SA35GB	GU68	PGA	M
55	7143SA55G	GU68	PGA	C
	7143SA55GB	GU68	PGA	M
70	7143SA70GB	GU68	PGA	M
90	7143SA90GB	GU68	PGA	M

Datasheet Document History

12/18/98:

Initiated datasheet document history
Converted to new format
Cosmetic and typographical corrections
Added additional notes to pin configurations
Corrected PN100 pinout

Page 2

02/17/99:

Corrected PF ordering code
Cosmetic and typographical corrections
Changed drawing format
Added Industrial Temperature Ranges and removed corresponding notes

10/01/99:

Replaced IDT logo

11/10/99:

Changed $\pm 500\text{mV}$ to 0mV in notes

04/01/00:

Fixed overbar in pinout

Page 2

06/26/00:

Page 4

Increased storage temperature parameters

Clarified TA parameter

Page 5

DC Electrical parameters—changed wording from "open" to "disabled"

01/31/06:

Page 1

Added green availability to features

Page 16

Added green indicator for ordering information

10/21/08:

Page 16

Removed "IDT" from orderable part number

01/16/13:

Page 1, 5, 7, 9 &10

Removed Military 25ns & 45ns & Industrial 35ns speed grades from Features and from the headers of the MIL & IND of the DC Chars and AC Chars tables to indicate this change

Page 5

Removed the Typ & Max values for the MIL & IND temp range from the 7133x45 and 7143x45 speed grade offering from the DC Chars tables to indicate this change, see table 07b

Page 4

Removed annotation for footnote 3 in the Absolute Maximum Ratings table

Page 8 & 9

Typo/correction

Page 16

Added T & R indicator to and removed Military 25ns & 45ns & Industrial 35ns speed grades from the ordering information

Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

08/13/19:

Page 1 & 16 Deleted obsolete Industrial speed 55ns

Page 2 Rotated PLG68 PLCC and PNG100 TQFP pin configurations to accurately reflect pin 1 orientation

Page 16 Added Orderable Part Information

Pages 1-19 Rebranded as Renesas datasheet

Page 2 Rotated FP68 Flatpack pin configuration to accurately reflect pin 1 orientation

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.