

HIGH-SPEED 3.3V 32K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


70V9179L

Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 7.5ns (max.)
- Low-power operation
 - IDT70V9179LActive: 500mW (typ.)Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Dual chip enables allow for depth expansion without additional logic

- Counter enable and reset features
- Full synchronous operation on both ports
 - 4ns setup to clock and Ons hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 7.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 12ns cycle time, 83MHz operation in Pipelined output mode
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin Thin Quad Flatpack (TQFP)
- Green parts available, see ordering information

Functional Block Diagram




Description:

The IDT70V9179 is a high-speed $64/32K \times 9$ bit synchronous Dual Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9179 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 500mW of power.

Pin Configuration^(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables
R/WL	R/WR	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A14L	AOR - A14R	Address
I/O0L - I/O8L	I/O0R - I/O8R	Data Input/Output
CLKL	CLKR	Clock
ĀDSL	ADS R	Address Strobe Enable
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

- 1. LB and UB are single buffered regardless of state of FT/PIPE.
- 2. $\overline{\text{CE}}$ o and CE1 are single buffered when $\overline{\text{FT}}/\text{PIPE} = V_{\text{IL}}$, CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.

4860 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	<u>C</u> E₀	CE1	R/W	I/O ₀₋₈	MODE			
Х	1	Н	Χ	Х	High-Z Deselected–Power Down				
Х	1	Х	L	Х	High-Z Deselected-Power Down				
Х	1	L	Н	L	DATAIN	Write			
L	1	L	Н	Н	DATAout	Read			
Н	Х	L	Н	Х	High-Z	Outputs Disabled			

NOTES: 1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. ADS, CNTEN, CNTRST = X.

3. OE is an asynchronous input signal.

Truth Table II—Address Counter Control (1,2,3)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	MODE			
An	Х	An	1	L ⁽⁴⁾	Χ	Н	Dvo (n)	External Address Used			
Х	An	An + 1	1	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled—Internal Address generation			
Х	An + 1	An + 1	1	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)			
Х	Х	A0	1	Χ	Х	L ⁽⁴⁾	Di/o(0)	Counter Reset to Address 0			

4860 tbl 03

4860 tbl 02

- 1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
- 2. $\overline{\text{CE}}_0$ and $\overline{\text{OE}}$ = VIL; CE1 and R/ $\overline{\text{W}}$ = VIH.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo and CE1.
 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽²⁾	GND	V DD
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES: 4860 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage	2.0V	_	Vcc+0.3V ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V

4860 tbl 05

NOTES:

- 1. $VIL \ge -1.5V$ for pulse width less than 10 ns.
- 2. VTERM must not exceed VDD +0.3V.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Тли	Junction Temperature	+150	°C
Іоит	DC Output Current	50	mA

4860 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 0.3V.
- 3. Ambient Temperature Under DC Bias. NO AC Conditions. Chip Deselected.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

4860 tbl 0

- NOTES:

 1. These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($VDD = 3.3V \pm 0.3V$)

		70V91)179L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current ⁽¹⁾	$V_{DD} = 3.6V$, $V_{IN} = 0V$ to V_{DD}	-	5	μΑ
ILO	Output Leakage Current	\overline{CE} = ViH or CE1 = ViL, Vout = 0V to VDD	_	5	μΑ
Vol	Output Low Voltage	IoL = +4mA		0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	٧

NOTE:

1. At $VDD \le 2.0V$ input leakages are undefined.

4860 tbl 08_79

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽³⁾ ($VDD = 3.3V \pm 0.3V$)

						179L7 I Only		179L9 & Ind		79L12 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Тур.(4)	Max.	Unit
Icc	Dynamic Operating	CEL and CER= VIL,	COM'L	L	200	310	180	260	150	230	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	L	_	_	180	280	_	_	
ISB1	Standby Current	CEL = CER = VIH	COM'L	L	65	130	50	100	40	80	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L			50	120	_		
ISB2	Standby Current (One	$\overline{\underline{CE}}$ "A" = VIL and \overline{CE} "B" = VIH ⁽⁵⁾	COM'L	L	140	245	110	190	100	175	mA
	Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	L		_	110	205	_		
ISB3	Full Standby Current (Both	Both Ports CEL and CER ≥ VDD - 0.2V,	COM'L	L	0.4	3	0.4	3	0.4	3	mA
	Ports - CMOS Level Inputs)	$VIN \ge VDD - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(2)}$	IND	L	_	_	0.4	6	_	_	
ISB4	Full Standby Current (One Port - CMOS	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq VDD - 0.2V^{(5)}$	COM'L	L	130	235	100	180	90	165	mA
	Level Inputs)	$\begin{array}{l} \text{VIN} \geq \text{VDD} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V, Active Port,} \\ \text{Outputs Disabled, } f = \text{fmAX}^{(1)} \end{array}$	IND	L	_	_	100	195	_	_	

4860 tbl 09_79

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, $TA = 25^{\circ}C$ for Typ, and are not production tested. $Icc \ Dc(f=0) = 90mA$ (Typ).
- 5. $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0X} = V_{IL} \text{ and } CE_{1X} = V_{IH}$ $\overline{CE}x = V_{IH} \text{ means } \overline{CE}_{0X} = V_{IH} \text{ or } CE_{1X} = V_{IL}$

 - $\overline{\text{CE}}$ x \leq 0.2V means $\overline{\text{CE}}$ ox \leq 0.2V and CE1x \geq Vcc 0.2V
 - $\overline{\text{CE}}$ x \geq VDD 0.2V means $\overline{\text{CE}}$ 0x \geq VDD 0.2V or CE1x \leq 0.2V
 - "X" represents "L" for left port or "R" for right port.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

4860 tbl 10




Figure 1. AC Output Test load.




Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

by device

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (VDD = 3.3V ± 0.3V, TA = 0°C to +70°C)

		70V9 Com'	179L7 I Only	70V9 Com'	179L9 & Ind	70V91 Com'		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	22	_	25	_	30		ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	12	_	15	_	20		ns
tcH1	Clock High Time (Flow-Through) ⁽²⁾	7.5	_	12	_	12		ns
tcl1	Clock Low Time (Flow-Through) ⁽²⁾	7.5	_	12	_	12		ns
tcH2	Clock High Time (Pipelined) ⁽²⁾	5	_	6	_	8	_	ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	5	_	6	_	8		ns
tr	Clock Rise Time	_	3		3		3	ns
tF	Clock Fall Time	_	3	_	3		3	ns
tsa	Address Setup Time	4	_	4	_	4		ns
tha	Address Hold Time	0	_	1	_	1		ns
tsc	Chip Enable Setup Time	4	_	4	_	4	_	ns
thc	Chip Enable Hold Time	0	_	1	_	1		ns
tsw	R/W Setup Time	4	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	1	_	1	_	ns
tsd	Input Data Setup Time	4	_	4	_	4	_	ns
thd	Input Data Hold Time	0	_	1	_	1		ns
tsad	ADS Setup Time	4	_	4	_	4		ns
thad	ADS Hold Time	0	_	1	_	1	_	ns
tscn	CNTEN Setup Time	4	_	4	_	4	_	ns
then	CNTEN Hold Time	0	_	1	_	1	_	ns
tsrst	CNTRST Setup Time	4	_	4	_	4		ns
thrst	CNTRST Hold Time	0	_	1		1		ns
toe	Output Enable to Data Valid		9		12		12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2	_	2	_	2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	18	_	20		25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	7.5		9		12	ns
toc	Data Output Hold After Clock High	2	_	2	_	2		ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2	_	2	_	2	_	ns
Port-to-Port I	Delay	•	•	•	•	•	•	
tcwdd	Write Port Clock High to Read Data Delay		28	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	10		15	_	15	ns
	<u>.</u>							


NOTES: 4860 tbl 11_79

Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed characterization, but is not production tested.


^{2.} The Pipelined output parameters (tcyc2, tcb2) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output $(\mathbf{FT}/PIPE"x" = VIL)^{(3,6)}$




Timing Waveform of Read Cycle for Pipelined Output $(\overline{FT}/PIPE"x" = VIH)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL$, \overline{CNTEN} and $\overline{CNTRST} = VIH$.
- 4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ or $\text{CE}_1 = \text{V}_{\text{IL}}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "X' here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow-Through Read⁽⁶⁾



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9179 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{OE}}$ and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/W, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{ViL}$; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}} = \text{ViH}$.
- 5. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.


Timing Waveform with Port-to-Port Flow-Through Read^(4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9179 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{OE}}$, and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/ $\overline{\text{W}}$, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}}$ = VIL; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 5. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.

 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{VIL}$; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}} = \text{VIH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{\mathbf{OE}} = VIL)^{(3)}$




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}}$ = V_{IL}; CE₁, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = V_{IH}. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. $\overline{\text{CE}}_0$ and $\overline{\text{OE}} = \text{ViL}$; CE1, R/ $\overline{\text{W}}$, and $\overline{\text{CNTRST}} = \text{ViH}$.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



NOTES:1. \overline{CE}_0 and $R/\overline{W} = V_{IL}$; CE1 and $\overline{CNTRST} = V_{IH}$.

- 2. $\overline{CE}_0 = VIL$; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = VIL$ and equals the counter output when $\overline{ADS} = VIH$.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

Functional Description

The IDT70V9179 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{CE}{0} = VIH \ or \ CE1 = VIL \ for \ one \ clock \ cycle \ will \ power \ down \ the \ internal \ circuitry \ to \ reduce \ static \ power \ consumption. \ Multiple \ chip \ enables \ allow \ easier \ banking \ of \ multiple \ IDT70V9179's \ for \ depth \ expansion \ configurations. \ When \ the \ Pipelined \ output \ mode \ is \ enabled, \ two \ cycles \ are \ required \ with \ \overline{CE}{0} = VIL \ and \ CE1 = VIH \ to \ re-activate \ the \ outputs.$

Depth and Width Expansion

The IDT70V9179 features dual chip enables (refer to Truth Table I) inorder to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9179 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT70V9179

Ordering Information



NOTES:

LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

IDT Clock Solution for IDT70V9179 Dual-Port

	Dual-Port I/O Specifications			Clock Specif	IDT	IDT			
IDT Dual-Port Part Number	Voltage	U lanacitance I		Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock	
70V9179	3.3	LVTTL	9pF	40%	100	150ps	2305 2308 2309	49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E	

4860 tbl 12_79

Orderable Part Information

	Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
ĺ	7	70V9179L7PFG	PNG100	TQFP	С

Datasheet Document History

09/30/99: Initial Public Release 11/12/99: Replaced IDT logo

01/10/01: Page 3 Changed information in Truth Table II

Page 4 Increased storage temperature parameters

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes

Removed Preliminary status

01/15/04: Consolidated multiple devices into one datasheet

Changed naming conventions from Vcc to VdD and from GND to Vss

Removed I-temp footnote

Page 2 Added date revision to pin configuration

Page 4 Added Junction Temperature to Absolute Maximum Ratings Table

Added Ambient Temperature footnote

Page 5 Added I-temp numbers for 9ns speed to the DC Electrical Characteristics Table Added 6ns speed DC power numbers to the DC Electrical Characteristics Table

Page 7 Added I-temp for 9ns speed to AC Electrical Characteristics Table

Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table

Page 15 Added 6ns speed grade and 9ns I-temp to ordering information

Added IDT Clock Solution Table

01/29/09: Page 16 Removed "IDT" from orderable part number

01/27/14: Page 1 Added green availability to Features

Page 1 Removed 6.5ns commercial speed, downgraded the clock from 6.5ns to 7.5ns, the cycle time from 10ns to 12.5ns and downgraded the operation from 100MHz to 83MHz data access in Pipelined output mode in the Features

Page 1 Changed the maximum number of addresses for both the L and R from A15 to A14 in the Functional Block Diagram

 $Page\ 2\qquad Changed\ the\ A_{15L}\ \&\ A_{15R}\ to\ NC\ in\ the\ 70V9179PF\ PN100\ Pin\ Configuration\ and\ updated\ footnotes$

Page 3 Updated Left Port A15L to A14L & Right Port A15R to A14R in the Pin Names Table and updated the footnotes

Page 6 Corrected a typo

Pages 5 & 7 Removed the 6ns speed grade Commercial Only from the DC Electrical and the AC Electrical Tables

Page 9 Corrected a typo

Page 15 Changed the maximum number of addresses for A15 to A14 in the Depth and Width Expansion Diagram

Page 16 Added Green and T&R indicators to and removed 6ns speed grade Commercial Only from Ordering

Information

02/21/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

02/18/20: Pages 1 - 18 Rebranded as Renesas datasheet

Pages 1 & 16 Deleted obsolete Commercial speed grades 9/12ns and Industrial speed grade 9ns

Page 2 Rotated PNG100 TQFP pin configuration to accurately reflect pin 1 orientation

Page 16 Deleted Tape & Reel offering from Ordering Information

Page 16 Added Orderable Part Information table