RENESAS

HIGH SPEED 36K (4K X 9) SYNCHRONOUS DUAL-PORT RAM

70914S

Features

- **High-speed clock-to-data output times**
  - *Commercial: 12ns (max.)*
- **Low-power operation**
  - *IDT70914S*
    Active: 850 mW (typ.)
    Standby: 50 mW (typ.)
- **Architecture based on Dual-Port RAM cells**
  - *Allows full simultaneous access from both ports*
- **Clock Enable feature**
- **TTL-compatible, single 5V (± 10%) power supply**

- **Synchronous operation**
  - *4ns setup to clock, 1ns hold on all control, data, and address inputs*
  - *Data input, address, and control registers*
  - *Fast 12ns clock to data out*
  - *Self-timed write allows fast cycle times*
  - *16ns cycle times, 60MHz operation*
- **Guaranteed data output hold times**
- **Available in an 80-pin TQFP**
- **Green parts available, see ordering information**

Functional Block Diagram

3490 drw 01

DSC-3490/12

Description

The IDT70914 is a high-speed 4K x 9 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bidirectional data flow in bursts.

The IDT70914 utilizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using CMOS high-performance technology, these Dual-Ports typically operate on only 850mW of power at maximum high-speed clock-to-data output times as fast as 12ns. An automatic power down feature, controlled by $\overline{CE}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70914 is packaged in an 80-pin TQFP.

Pin Configurations[1,2,3]

3490 drw 03

NOTES:
1. All V_{CC} pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. J68-1 package body is approximately .95 in x .95 in x .17 in.
4. This package code is used to reference the package diagram.

Pin Configuration[1,2,3] (con't.)

Top pins (left to right, 60–41): N/C, A7R, A8R, A9R, A10R, A11R, N/C, $\overline{OE}_R$, N/C, GND, GND, R/$\overline{W}_R$, N/C, N/C, $\overline{CE}_R$, GND, I/O8R, I/O7R, I/O6R, N/C

Left pins (top to bottom, 61–80): N/C, A6R, A5R, A4R, A3R, A2R, A1R, A0R, $\overline{CLKEN}_R$, CLKR, CLKL, $\overline{CLKEN}_L$, A0L, A1L, A2L, A3L, A4L, A5L, N/C, N/C

Right pins (top to bottom, 40–21): N/C, N/C, I/O5R, I/O4R, VCC, I/O3R, I/O2R, I/O1R, I/O0R, GND, GND, I/O0L, I/O1L, I/O2L, I/O3L, I/O4L, VCC, I/O5L, N/C, N/C

Bottom pins (left to right, 1–20): N/C, A6L, A7L, A8L, A9L, A10L, A11L, N/C, $\overline{OE}_L$, N/C, VCC, R/$\overline{W}_L$, N/C, N/C, $\overline{CE}_L$, GND, I/O8L, I/O7L, I/O6L, N/C

Center: IDT. 70914 PNG80[4]

3490 drw 04

NOTES:
1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. PN80-1 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.

Absolute Maximum Ratings[(1)]

Symbol	Rating	Com'l Only	Unit
V_{TERM}[(2)]	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
V_{TERM}[(2)]	Terminal Voltage	-0.5 to V_{CC}	V
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
I_{OUT}	DC Output Current	50	mA

3490 tbl 01

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq$ 20mA for the period of $V_{TERM} \geq V_{CC}$ + 10%.

Maximum Operating Temperature and Supply Voltage[(1,2)]

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V $\pm$ 10%

3490 tbl 02

NOTES:
1. This is the parameter T_A. This is the "instant on" case temperature
2. Industrial temperature: for specific speeds, packages and powers contact your

Capacitance

(T_A = +25°C, f = 1.0MHz) TQFP Only

Symbol	Parameter	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	8	pF
C_{OUT}	Output Capacitance	V_{OUT} = 3dV	9	pF

3490 tbl 04

NOTES:
1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.2	—	6.0[(2)]	V
V_{IL}	Input Low Voltage	-0.5[(1)]	—	0.8	V

3490 tbl 03

NOTES:
1. $V_{IL} \geq$ -1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed V_{CC} + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	70914S Min.	70914S Max.	Unit
$|I_{LI}|$	Input Leakage Current[(1)]	V_{CC} = 5.5V, V_{IN} = 0V to V_{CC}	—	10	µA
$|I_{LO}|$	Output Leakage Current	$\overline{CE}$ = V_{IH}, V_{OUT} = 0V to V_{CC}	—	10	µA
V_{OL}	Output Low Voltage	I_{OL} = +4mA	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -4mA	2.4	—	V

3490 tbl 05

NOTE:
1. At $V_{CC} \leq$ 2.0V, input leakages are undefined

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[4] (V_{CC} = 5V ± 10%)

Symbol	Parameter	Test Condition	Version	70914S12 Com'l Only		70914S15 Com'l Only		Unit
				Typ.[2]	Max.	Typ.[2]	Max.	
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IL}, Outputs Disabled f = f_{MAX}[1]	COM'L	190	310	180	300	mA
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IH} f = f_{MAX}[1]	COM'L	95	150	90	140	mA
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V_{IL} and $\overline{CE}$"B" = V_{IH}[3] Active Port Outputs Disabled, f=f_{MAX}[1]	COM'L	170	220	160	210	mA
I_{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_R$ and $\overline{CE}_L \geq V_{CC}$ - 0.2V $V_{IN} \geq V_{CC}$ - 0.2V or $V_{IN} \leq$ 0.2V, f = 0[2]	COM'L	10	15	10	15	mA
I_{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}$"A" $\leq$ 0.2V and $\overline{CE}$"B" $\geq V_{CC}$ - 0.2V[3] $V_{IN} \geq V_{CC}$ - 0.2V or $V_{IN} \leq$ 0.2V, Active Port Outputs Disabled f = f_{MAX}[1]	COM'L	165	210	155	200	mA

3490 tbl 06a

Symbol	Parameter	Test Condition	Version	70914S20 Com'l Only		Unit
				Typ.[2]	Max.	
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IL}, Outputs Disabled f = f_{MAX}[1]	COM'L	170	290	mA
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IH} f = f_{MAX}[1]	COM'L	85	130	mA
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V_{IL} and $\overline{CE}$"B" = V_{IH}[3] Active Port Outputs Disabled, f=f_{MAX}[1]	COM'L	150	200	mA
I_{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_R$ and $\overline{CE}_L \geq V_{CC}$ - 0.2V $V_{IN} \geq V_{CC}$ - 0.2V or $V_{IN} \leq$ 0.2V, f = 0[2]	COM'L	10	15	mA
I_{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}$"A" $\leq$ 0.2V and $\overline{CE}$"B" $\geq V_{CC}$ - 0.2V[3] $V_{IN} \geq V_{CC}$ - 0.2V or $V_{IN} \leq$ 0.2V, Active Port Outputs Disabled f = f_{MAX}[1]	COM'L	145	190	mA

3490 tbl 06b

NOTES:
1. At f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/t_{CYC}, using "AC TEST CONDITIONS" at input levels of GND to 3V.
2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
4. V_{CC} = 5V, T_A = 25°C for Typ, and are not production tested. $I_{CC DC}$ = 150mA (Typ)
5. Industrial temperature: for specific speeds, packages and powers contact your sales office.

AC Test Conditions

|	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3490 tbl 07

3490 drw 05

Figure 1. AC Output Test load.

3490 drw 06

Figure 2. Output Test Load
(For tCKLZ**, t**CKHZ**, t**OLZ**, and t**OHZ**).**
*Including scope and jig.

9pF is the I/O capacitance
of this device, and 30pF is the
**AC Test Load Capacitance**

ΔtCD
(Typical, ns)

3490 drw 07

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)[3]

(Commercial: V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	70914S12 Com'l Only		70914S15 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
t_{CYC}	Clock Cycle Time	16	—	20	—	ns
t_{CH}	Clock High Time	6	—	6	—	ns
t_{CL}	Clock Low Time	6	—	6	—	ns
t_{CD}	Clock High to Output Valid	—	12	—	15	ns
t_S	Registered Signal Set-up Time	4	—	4	—	ns
t_H	Registered Signal Hold Time	1	—	1	—	ns
t_{DC}	Data Output Hold After Clock High	3	—	3	—	ns
t_{CKLZ}	Clock High to Output Low-Z[1,2]	2	—	2	—	ns
t_{CKHZ}	Clock High to Output High-Z[1,2]	—	7	—	7	ns
t_{OE}	Output Enable to Output Valid	—	7	—	8	ns
t_{OLZ}	Output Enable to Output Low-Z[1,2]	0	—	0	—	ns
t_{OHZ}	Output Disable to Output High-Z[1,2]	—	7	—	7	ns
t_{SCK}	Clock Enable, Disable Set-up Time	4	—	4	—	ns
t_{HCK}	Clock Enable, Disable Hold Time	2	—	2	—	ns
Port-to-Port Delay						
t_{CWDD}	Write Port Clock High to Read Data Delay	—	25	—	30	ns
t_{CSS}	Clock-to-Clock Setup Time	—	13	—	15	ns

3490 tbl 08a

| Symbol	Parameter	70914S20 Com'l Only		Unit
		Min.	Max.	
t_{CYC}	Clock Cycle Time	20	—	ns
t_{CH}	Clock High Time	8	—	ns
t_{CL}	Clock Low Time	8	—	ns
t_{CD}	Clock High to Output Valid	—	20	ns
t_S	Registered Signal Set-up Time	5	—	ns
t_H	Registered Signal Hold Time	1	—	ns
t_{DC}	Data Output Hold After Clock High	3	—	ns
t_{CKLZ}	Clock High to Output Low-Z[1,2]	2	—	ns
t_{CKHZ}	Clock High to Output High-Z[1,2]	—	9	ns
t_{OE}	Output Enable to Output Valid	—	10	ns
t_{OLZ}	Output Enable to Output Low-Z[1,2]	0	—	ns
t_{OHZ}	Output Disable to Output High-Z[1,2]	—	9	ns
t_{SCK}	Clock Enable, Disable Set-up Time	5	—	ns
t_{HCK}	Clock Enable, Disable Hold Time	2	—	ns
Port-to-Port Delay				
t_{CWDD}	Write Port Clock High to Read Data Delay	—	35	ns
t_{CSS}	Clock-to-Clock Setup Time	—	15	ns

3490 tbl 08b

NOTES:
1. Transition is measured 0mV from Low or High impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. Industrial temperature: for specific speeds, packages and powers contact your sales office.

© 2019 Renesas Electronics Corporation

Timing Waveform of Read Cycle, Either Side

3490 drw 08

Timing Waveform of Write with Port-to-Port Read[2,3,4]

3490 drw 09

**NOTES:**
1. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$, $\overline{CLKEN}_L = \overline{CLKEN}_R = V_{IL}$.
3. $\overline{OE} = V_{IL}$ for the reading port, port 'B'.
4. All timing is the same for left and right ports. Ports "A" may be either the left or right port. Port "B" is opposite from port "A".
5. If $t_{CCS} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for t_{CWDD}.
   If $t_{CCS} >$ maximum specified, then data from right port READ is not valid until $t_{CCS} + t_{CD}$. t_{CWDD} does not apply in this case.

Timing Waveform of Read-to-Write Cycle No. 1[1,2] (t_{CYC} = min.)

3490 drw 10

Timing Waveform of Read-to-Write Cycle No. 2[4] (t_{CYC} > min.)

3490 drw 11

NOTES:

1. For t_{CYC} = min.; data out coincident with the rising edge of the subsequent write clock can occur. To ensure writing to the correct address location, the write must be repeated on the second write clock rising edge. If $\overline{CE}$ = V_{IL}, invalid data will be written into array. The An+1 must be rewritten on the following cycle.
2. $\overline{OE}$ LOW throughout.
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. For t_{CYC} > min.; $\overline{OE}$ may be used to avoid data out coincident with the rising edge of the subsequent write clock. Use of $\overline{OE}$ will eliminate the need for the write to be repeated.

Functional Description

The IDT70914 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is dependent on the LOW to HIGH transitions of the clock signal allowing the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

A HIGH on the $\overline{CE}$ input for one clock cycle will power down the internal circuitry to reduce static power consumption.

Truth Table I: Read/Write Control[1]

Inputs				Outputs	
Synchronous[3]			Asynchronous		
CLK	$\overline{CE}$	R/$\overline{W}$	$\overline{OE}$	I/O$_{0-8}$	Mode
↑	H	X	X	High-Z	Deselected, Power-Down
↑	L	L	X	DATA$_{IN}$	Selected and Write Enabled
↑	L	H	L	DATA$_{OUT}$	Read Selected and Data Output Enable Read
↑	X	X	H	High-Z	Outputs Disabled

3490 tbl 09

Truth Table II: Clock Enable Function Table[1]

Mode	Inputs		Register Inputs		Register Outputs[4]	
	CLK[3]	$\overline{CLKEN}$[2]	ADDR	DATAIN	ADDR	DATAOUT
Load "1"	↑	L	H	H	H	H
Load "0"	↑	L	L	L	L	L
Hold (do nothing)	↑	H	X	X	NC	NC
	X	H	X	X	NC	NC

3490 tbl 10

NOTES:
1. 'H' = HIGH voltage level steady state, 'h' = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'L' = LOW voltage level steady state 'l' = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'X' = Don't care, 'NC' = No change
2. $\overline{CLKEN}$ = V$_{IL}$ must be clocked in during Power-Up.
3. Control signals are initiated and terminated on the rising edge of the CLK, depending on their input level. When R/$\overline{W}$ and $\overline{CE}$ are LOW, a write cycle is initiated on the LOW-to-HIGH transition of the CLK. Termination of a write cycle is done on the next LOW-to-HIGH transition of the CLK.
4. The register outputs are internal signals from the register inputs being clocked in or disabled by $\overline{CLKEN}$.

Ordering Information

XXXXX   A   99   A   A   A   A

| Device Type | Power | Speed | Package | | Process/ Temperature Range | |

| Blank | Tray |
| 8 | Tape and Reel |

| Blank | Commercial (0°C to +70°C) |
| I[1] | Industrial (-40°C to +85°C) |

| G | Green |

| PF | 80-pin TQFP (PNG80) |

| 12 | Commercial Only } Speed in nanoseconds |

| S | Standard Power |

| 70914 | 36K (4K x 9-Bit) Synchronous Dual-Port RAM |

3490 drw 12

NOTES:
1. Industrial temperature range is available on selected TQFP packages in standard power. For specific speeds, packages and powers contact your sales office.
   LEAD FINISH (SnPb) parts are Obsoleted. Product Discontinuation Notice - PDN# SP-17-02
   Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
12	70914S12PFG	PNG80	TQFP	C
	70914S12PFG8	PNG80	TQFP	C

Datasheet Document History

3/10/99:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
		Page 2 and 3 Added additional notes to pin configurations
06/07/99:		Changed drawing format
11/10/99:		Replaced IDT logo
05/24/00:	Page 4	Increased storage temperature parameter
		Clarified T_A parameter
	Page 5	DC Electrical parameters–changed wording from "open" to "disabled"
		Changed ±200mV to 0mV in notes
01/12/01:		Removed PGA pinout (obsolete package)
		Changed cycle time of 12ns part from 17ns (58MHz) to 16ns (60MHz)
10/21/08:	Page 11	Removed "IDT" from orderable part number
05/24/10:	Page 1	Added green parts availability to features
	Page 11	Added green indicator to ordering information
06/05/15:	Pages 1-12	Removed Military and Industrial Temperature Ranges from datasheet header
	Page 1	Removed Military speed offerings from the Features
	Page 2	Removed MIL-PRF 38535 QML support information
	Pages 2 ,3 &11	The package codes J68-1 and PN80-1 changed to J68 and PN80
	Page 4	Removed the military and industrial offerings in the Absolute Max Ratings & the Max Operating Temp tables
	Page 5	Removed the military and industrial offerings in the DC Elec Chars tables
	Page 6	Corrected typo in the Typical Output Derating drawing
	Page 7	Removed military offering for the 20 & 25 speed grades in the AC Elec Chars table
		Removed the military temp range information from the AC Elec Chars table title
	Page 11	Added Tape and Reel to and removed military offering & 25ns speed grade from the Ordering Information
04/28/16:	Page 2	Changed diagram for the J68 pin configuration by rotating package pin labels and pin numbers 90 degrees clockwise to reflect pin1 orientation and added pin 1 dot at pin 1
		Removed all four chamfers from J68 and aligned the top and bottom pin labels in the standard direction
	Page 3	Changed diagram for the PN80 pin configuration by rotating package pin labels and pin numbers 90 degrees counter clockwise to reflect pin 1 orientation and added pin 1 dot at pin 1
		Added the IDT logo, changed the text to be in alignment with new diagram marking specs
		for all pin configurations and updated footnote references for the J68 & the PN80 pin configurations
	Page 11	Removed Industrial temp range information from the Ordering Information
02/02/18:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
08/01/19:	Page 1 & 11	Deleted obsolete Commercial speed grades 15/20ns
	Page 1 & 11	Deleted obsolete PLG68 PLCC package
	Page 11	Added Orderable Part Information table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.