


FEATURES:

- Guaranteed Low Skew < 60ps (max)
- Very low duty cycle distortion < 300ps (max)
- High speed propagation delay < 2ns (max)
- Up to 250MHz operation
- Very low CMOS power levels
- Hot insertable and over-voltage tolerant inputs
- 3-level inputs for selectable interface
- Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and five differential outputs
- 2.5V V_{DD}
- Available in TSSOP package

APPLICATIONS:

- Clock and signal distribution

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION:

The 5T915 2.5V differential (DDR) clock buffer is a user-selectable single-ended or differential input to five differential outputs built on advanced metal CMOS technology. The differential clock buffer fanout from a single or differential input to five differential or single-ended outputs reduces loading on the preceding driver and provides an efficient clock distribution network. The 5T915 can act as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels.

The 5T915 true or complementary outputs can be asynchronously enabled/disabled. Multiple power and grounds reduce noise.

PIN CONFIGURATION

GL	1	48	GND
VDD	2	47	VDDQ
VDD	3	46	VDDQ
GND	4	45	GND
GND	5	44	GND
G(+)	6	43	GND
VDDQ	7	42	VDDQ
$\overline{Q_1}$	8	41	$\overline{Q_2}$
Q1	9	40	Q2
GND	10	39	GND
VDDQ	11	38	VDDQ
$\overline{A\wedge REF}$	12	37	$\overline{Q_3}$
A	13	36	Q3
VDDQ	14	35	VDDQ
GND	15	34	GND
$\overline{Q_5}$	16	33	Q4
Q5	17	32	Q4
VDDQ	18	31	VDDQ
$\overline{G(-)}$	19	30	VDDQ
GND	20	29	GND
GND	21	28	GND
VDD	22	27	VDDQ
VDD	23	26	GND
RxS	24	25	TxS

TSSOP
TOP VIEWABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VDD	Power Supply Voltage ⁽²⁾	-0.5 to +3.6	V
VDDO	Output Power Supply ⁽²⁾	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
VO	Output Voltage ⁽³⁾	-0.5 to VDDO + 0.5	V
VREF	Reference Voltage ⁽³⁾	-0.5 to +3.6	V
TSTG	Storage Temperature	-65 to +165	°C
TJ	Junction Temperature	150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDDO and VDD internally operate independently. No power sequencing requirements need to be met.
3. Not to exceed 3.6V.

CAPACITANCE^(1,2) (TA = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Typ.	Max.	Unit
CIN	Input Capacitance	—	3.5	—	pF

NOTES:

1. This parameter is measured at characterization but not tested.
2. Capacitance applies to all inputs except RxS and TxS.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Typ.	Max.	Unit
TA	Ambient Operating Temperature	-40	+25	+85	°C
VDD ⁽¹⁾	Internal Power Supply Voltage	2.4	2.5	2.6	V
VDDQ ⁽¹⁾	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
VDDQ ⁽¹⁾	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
VDDQ ⁽¹⁾	2.5V LVTTL Output Power Supply Voltage			VDD	V
VT	Termination Voltage		VDDQ / 2		V

NOTE:

1. All power supplies should operate in tandem. If VDD or VDDO is at maximum, then VDDQ or VDD (respectively) should be at maximum, and vice-versa.

PIN DESCRIPTION

Symbol	I/O	Type	Description
A	I	Adjustable ⁽¹⁾	Clock input. A is the "true" side of the differential clock input. If operating in single-ended mode, A is the clock input.
\bar{A}/V_{REF}	I	Adjustable ⁽¹⁾	Complementary clock input. \bar{A}/V_{REF} is the "complementary" side of A if the input is in differential mode. If operating in single-ended mode, \bar{A}/V_{REF} is connected to GND. For single-ended operation in differential mode, \bar{A}/V_{REF} should be set to the desired toggle voltage for A: 2.5V LVTTL $V_{REF} = 1250\text{mV}$ 1.8V LVTTL, eHSTL $V_{REF} = 900\text{mV}$ HSTL $V_{REF} = 750\text{mV}$ LVEPECL $V_{REF} = 1082\text{mV}$
$\bar{G}(+)$	I	LVTTL ⁽⁵⁾	Gate control for "true", Q_n , outputs. When $\bar{G}(+)$ is LOW, the "true" outputs are enabled. When $\bar{G}(+)$ is HIGH, the "true" outputs are <u>asynchronously disabled to the level designated by GL</u> ⁽⁴⁾ .
$\bar{G}(-)$	I	LVTTL ⁽⁵⁾	Gate control for "complementary", \bar{Q}_n , outputs. When $\bar{G}(-)$ is LOW, the "complementary" outputs are enabled. When $\bar{G}(-)$ is HIGH, the "complementary" outputs are <u>asynchronously disabled to the opposite level as GL</u> ⁽⁴⁾ .
GL	I	LVTTL ⁽⁵⁾	Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true" outputs disable LOW and "complementary" outputs disable HIGH.
Q_n	O	Adjustable ⁽²⁾	Clock outputs
\bar{Q}_n	O	Adjustable ⁽²⁾	Complementary clock outputs
RxS	I	3 Level ⁽³⁾	Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) clock input or differential (LOW) clock input
TxS	I	3 Level ⁽³⁾	Sets the drive strength of the output drivers to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL (LOW) compatible. Used in conjunction with V_{DDO} to set the interface levels.
V_{DD}		PWR	Power supply for the device core and inputs
V_{DDO}		PWR	Power supply for the device outputs. When utilizing 2.5V LVTTL outputs, V_{DDO} should be connected to V_{DD} .
GND		PWR	Power supply return for all power

NOTES:

1. Inputs are capable of translating the following interface standards. User can select between:
Single-ended 2.5V LVTTL levels
Single-ended 1.8V LVTTL levels
or
Differential 2.5V/1.8V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL levels
2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate V_{DDO} voltage.
3. 3-level inputs are static inputs and must be tied to V_{DD} or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.
4. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.
5. Pins listed as LVTTL inputs will accept 2.5V signals when RxS = HIGH or 1.8V signals when RxS = LOW or MID.

INPUT/OUTPUT SELECTION⁽¹⁾

Input	Output	Input	Output
2.5V LVTTL SE	2.5V LVTTL	2.5V LVTTL SE	eHSTL
1.8V LVTTL SE		1.8V LVTTL SE	
2.5V LVTTL DSE		2.5V LVTTL DSE	
1.8V LVTTL DSE		1.8V LVTTL DSE	
LVEPECL DSE		LVEPECL DSE	
eHSTL DSE		eHSTL DSE	
HSTL DSE		HSTL DSE	
2.5V LVTTL DIF	2.5V LVTTL DIF	2.5V LVTTL DIF	HSTL
1.8V LVTTL DIF	1.8V LVTTL DIF	1.8V LVTTL DIF	
LVEPECL DIF	LVEPECL DIF	LVEPECL DIF	
eHSTL DIF	eHSTL DIF	eHSTL DIF	
HSTL DIF	HSTL DIF	HSTL DIF	
2.5V LVTTL SE	1.8V LVTTL	2.5V LVTTL SE	
1.8V LVTTL SE		1.8V LVTTL SE	
2.5V LVTTL DSE		2.5V LVTTL DSE	
1.8V LVTTL DSE		1.8V LVTTL DSE	
LVEPECL DSE		LVEPECL DSE	
eHSTL DSE		eHSTL DSE	
HSTL DSE		HSTL DSE	
2.5V LVTTL DIF	2.5V LVTTL DIF	2.5V LVTTL DIF	
1.8V LVTTL DIF	1.8V LVTTL DIF	1.8V LVTTL DIF	
LVEPECL DIF	LVEPECL DIF	LVEPECL DIF	
eHSTL DIF	eHSTL DIF	eHSTL DIF	
HSTL DIF	HSTL DIF	HSTL DIF	

NOTE:

1. The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the \bar{A}/V_{REF} pin to be connected to GND. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring a V_{REF} . Differential (DIF) inputs are used only in differential mode.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions		Min.	Max	Unit
V_{IHH}	Input HIGH Voltage Level ⁽¹⁾	3-Level Inputs Only		$V_{DD} - 0.4$	—	V
V_{IMM}	Input MID Voltage Level ⁽¹⁾	3-Level Inputs Only		$V_{DD}/2 - 0.2$	$V_{DD}/2 + 0.2$	V
V_{ILL}	Input LOW Voltage Level ⁽¹⁾	3-Level Inputs Only		—	0.4	V
I_3	3-Level Input DC Current (RxS, TxS)	$V_{IN} = V_{DD}$	HIGH Level	—	200	μA
		$V_{IN} = V_{DD}/2$	MID Level	-50	+50	
		$V_{IN} = GND$	LOW Level	-200	—	

NOTE:

1. These inputs are normally wired to V_{DD} , GND, or left floating. Internal termination resistors bias unconnected inputs to $V_{DD}/2$.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽⁷⁾	Max	Unit
Input Characteristics						
I _{IH}	Input HIGH Current ⁽⁹⁾	V _{DD} = 2.6V V _I = V _{DD} /GND	—	—	±5	µA
I _{IL}	Input LOW Current ⁽⁹⁾	V _{DD} = 2.6V V _I = GND/V _{DD}	—	—	±5	µA
V _{IK}	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA	—	-0.7	-1.2	V
V _{IN}	DC Input Voltage		-0.3		+3.6	V
V _{DIF}	DC Differential Voltage ^(2,8)		0.2		—	V
V _{CM}	DC Common Mode Input Voltage ^(3,8)		680	750	900	mV
V _{IH}	DC Input HIGH ^(4,5,8)		V _{REF} + 100		—	mV
V _{IL}	DC Input LOW ^(4,6,8)		—		V _{REF} - 100	mV
V _{REF}	Single-Ended Reference Voltage ^(4,8)		—	750	—	mV
Output Characteristics						
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA	V _{DD} - 0.4	—	—	V
		I _{OH} = -100µA	V _{DD} - 0.1	—	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 8mA	—	0.4	—	V
		I _{OL} = 100µA	—	0.1	—	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. V_{DIF} specifies the minimum input differential voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
3. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) / 2. Differential mode only.
4. For single-ended operation, in differential mode, A/V_{REF} is tied to the DC voltage V_{REF}.
5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
7. Typical values are at V_{DD} = 2.5V, V_{DDO} = 1.5V, +25°C ambient.
8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
9. For differential mode (RxS = LOW), A and A/V_{REF} must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Typ.	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDO} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	20	30	mA
I _{DDQO}	Quiescent V _{DDO} Power Supply Current	V _{DDO} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	0.1	0.3	mA
I _{DD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDO} = Max., C _L = 0pF	20	30	µA/MHz
I _{DDO}	Dynamic V _{DDO} Power Supply Current per Output	V _{DD} = Max., V _{DDO} = Max., C _L = 0pF	30	50	µA/MHz
I _{TOT}	Total Power V _{DD} Supply Current	V _{DDO} = 1.5V, REFERENCE CLOCK = 100MHz, C _L = 15pF	20	40	mA
		V _{DDO} = 1.5V, REFERENCE CLOCK = 250MHz, C _L = 15pF	35	50	
I _{TOTO}	Total Power V _{DDO} Supply Current	V _{DDO} = 1.5V, REFERENCE CLOCK = 100MHz, C _L = 15pF	35	70	mA
		V _{DDO} = 1.5V, REFERENCE CLOCK = 250MHz, C _L = 15pF	60	120	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
2. The termination resistors are excluded from these measurements.
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ⁽¹⁾	1	V
V_x	Differential Input Signal Crossing Point ⁽²⁾	750	mV
V_{THI}	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
t_R, t_F	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR eHSTL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽⁷⁾	Max	Unit
--------	-----------	-----------------	------	---------------------	-----	------

Input Characteristics

I_{IH}	Input HIGH Current ⁽⁹⁾	$V_{DD} = 2.6V$	$V_I = V_{DD}/GND$	—	—	+5	μA
I_{IL}	Input LOW Current ⁽⁹⁾	$V_{DD} = 2.6V$	$V_I = GND/V_{DD}$	—	—	+5	
V_{IK}	Clamp Diode Voltage	$V_{DD} = 2.4V$, $I_{IN} = -18mA$		—	-0.7	-1.2	V
V_{IN}	DC Input Voltage			-0.3		+3.6	V
V_{DIF}	DC Differential Voltage ^(2,8)			0.2		—	V
V_{CM}	DC Common Mode Input Voltage ^(3,8)			800	900	1000	mV
V_{IH}	DC Input HIGH ^(4,5,8)			$V_{REF} + 100$		—	mV
V_{IL}	DC Input LOW ^(4,6,8)			—		$V_{REF} - 100$	mV
V_{REF}	Single-Ended Reference Voltage ^(4,8)			—	900	—	mV

Output Characteristics

V_{OH}	Output HIGH Voltage	$I_{OH} = -8mA$	$V_{DD} - 0.4$	—	—	V
		$I_{OH} = -100\mu A$	$V_{DD} - 0.1$	—	—	V
V_{OL}	Output LOW Voltage	$I_{OL} = 8mA$	—		0.4	V
		$I_{OL} = 100\mu A$	—		0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. V_{DIF} specifies the minimum input differential voltage ($V_{TR} - V_{CP}$) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
3. V_{CM} specifies the maximum allowable range of $(V_{TR} + V_{CP})/2$. Differential mode only.
4. For single-ended operation, in a differential mode, \bar{A}/V_{REF} is tied to the DC voltage V_{REF} .
5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
7. Typical values are at $V_{DD} = 2.5V$, $V_{DD} = 1.8V$, $+25^\circ C$ ambient.
8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
9. For differential mode ($RxS = \text{LOW}$), A and \bar{A}/V_{REF} must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Typ.	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	20	30	mA
I _{DDQO}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	0.1	0.3	mA
I _{DD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	20	30	μA/MHz
I _{DDO}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	40	60	μA/MHz
I _{TOT}	Total Power V _{DD} Supply Current	V _{DDQ} = 1.8V, REFERENCE CLOCK = 100MHz, C _L = 15pF	20	40	mA
		V _{DDQ} = 1.8V, REFERENCE CLOCK = 250MHz, C _L = 15pF	35	50	
I _{TOTO}	Total Power V _{DDQ} Supply Current	V _{DDQ} = 1.8V, REFERENCE CLOCK = 100MHz, C _L = 15pF	40	80	mA
		V _{DDQ} = 1.8V, REFERENCE CLOCK = 250MHz, C _L = 15pF	80	160	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
2. The termination resistors are excluded from these measurements.
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ⁽¹⁾	1	V
V _x	Differential Input Signal Crossing Point ⁽²⁾	900	mV
V _{THI}	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR LVEPECL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max	Unit
Input Characteristics						
I _{IH}	Input HIGH Current ⁽⁶⁾	V _{DD} = 2.6V V _i = V _{DDQ} /GND	—	—	+5	μA
I _{IL}	Input LOW Current ⁽⁶⁾	V _{DD} = 2.6V V _i = GND/V _{DDQ}	—	—	+5	
V _{IK}	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA	—	-0.7	-1.2	V
V _{IN}	DC Input Voltage		-0.3	—	3.6	V
V _{CM}	DC Common Mode Input Voltage ^(3,5)		915	1082	1248	mV
V _{REF}	Single-Ended Reference Voltage ^(4,5)		—	1082	—	mV
V _{IH}	DC Input HIGH		1275	—	1620	mV
V _{IL}	DC Input LOW		555	—	875	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. Typical values are at V_{DD} = 2.5V, +25°C ambient.
3. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) / 2. Differential mode only.
4. For single-ended operation while in differential mode, \bar{A}/V_{REF} is tied to the DC Voltage V_{REF}.
5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
6. For differential mode (RxS = LOW), A and \bar{A}/V_{REF} must be at the opposite rail.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ⁽¹⁾	732	mV
V_x	Differential Input Signal Crossing Point ⁽²⁾	1082	mV
V_{THI}	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
t_R, t_F	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V LVTTL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽⁸⁾	Max	Unit
Input Characteristics						
I_{IH}	Input HIGH Current ⁽¹⁰⁾	$V_{DD} = 2.6V$ $V_I = V_{DD}/GND$	—	—	+5	μA
I_{IL}	Input LOW Current ⁽¹⁰⁾	$V_{DD} = 2.6V$ $V_I = GND/V_{DD}$	—	—	+5	μA
V_{IK}	Clamp Diode Voltage	$V_{DD} = 2.4V$, $I_{IN} = -18mA$	—	- 0.7	- 1.2	V
V_{IN}	DC Input Voltage		- 0.3		+3.6	V
Single-Ended Inputs ⁽²⁾						
V_{IH}	DC Input HIGH		1.7	—	—	V
V_{IL}	DC Input LOW		—	—	0.7	V
Differential Inputs						
V_{DIF}	DC Differential Voltage ^(3,9)		0.2	—	—	V
V_{CM}	DC Common Mode Input Voltage ^(4,9)		1150	1250	1350	mV
V_{IH}	DC Input HIGH ^(5,6,9)		$V_{REF} + 100$	—	—	mV
V_{IL}	DC Input LOW ^(5,7,9)		—	$V_{REF} - 100$	—	mV
V_{REF}	Single-Ended Reference Voltage ^(5,9)		—	1250	—	mV
Output Characteristics						
V_{OH}	Output HIGH Voltage	$I_{OH} = -12mA$	$V_{DD} - 0.4$	—	—	V
		$I_{OH} = -100\mu A$	$V_{DD} - 0.1$	—	—	V
V_{OL}	Output LOW Voltage	$I_{OL} = 12mA$	—	—	0.4	V
		$I_{OL} = 100\mu A$	—	—	0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and \bar{A}/V_{REF} is tied to GND.
3. V_{DIF} specifies the minimum input differential voltage ($V_{TR} - V_{CP}$) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
4. V_{CM} specifies the maximum allowable range of $(V_{TR} + V_{CP})/2$. Differential mode only.
5. For single-ended operation, in differential mode, \bar{A}/V_{REF} is tied to the DC voltage V_{REF} .
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
8. Typical values are at $V_{DD} = 2.5V$, $V_{DD} = V_{DD}$, $+25^\circ C$ ambient.
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
10. For differential mode (RxS = LOW), A and \bar{A}/V_{REF} must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Typ.	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	20	30	mA
I _{DDQ0}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	25	40	µA/MHz
I _{DDD0}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	45	70	µA/MHz
I _{TOT}	Total Power V _{DD} Supply Current	V _{DDQ} = 2.5V., FREFERENCE CLOCK = 100MHz, C _L = 15pF	25	40	mA
		V _{DDQ} = 2.5V., FREFERENCE CLOCK = 200MHz, C _L = 15pF	45	70	
I _{TOTQ}	Total Power V _{DDQ} Supply Current	V _{DDQ} = 2.5V., FREFERENCE CLOCK = 100MHz, C _L = 15pF	40	80	mA
		V _{DDQ} = 2.5V., FREFERENCE CLOCK = 200MHz, C _L = 15pF	100	200	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
2. The termination resistors are excluded from these measurements.
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ⁽¹⁾	V _{DD}	V
V _x	Differential Input Signal Crossing Point ⁽²⁾	V _{DD} /2	V
V _{THI}	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁽⁴⁾	2.5	V/ns

NOTES:

1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
V _{IH}	Input HIGH Voltage	V _{DD}	V
V _{IL}	Input LOW Voltage	0	V
V _{THI}	Input Timing Measurement Reference Level ⁽¹⁾	V _{DD} /2	V
t _R , t _F	Input Signal Edge Rate ⁽²⁾	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V LVTTL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽⁸⁾	Max	Unit
Input Characteristics						
I _{IH}	Input HIGH Current ⁽¹²⁾	V _{DD} = 2.6V V _I = V _{DD} /GND	—	—	+5	μA
I _{IL}	Input LOW Current ⁽¹²⁾	V _{DD} = 2.6V V _I = GND/V _{DD}	—	—	+5	μA
V _{IK}	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA	—	-0.7	-1.2	V
V _{IN}	DC Input Voltage		-0.3		V _{DD} + 0.3	V
Single-Ended Inputs⁽²⁾						
V _{IH}	DC Input HIGH		1.073 ⁽¹¹⁾		—	V
V _{IL}	DC Input LOW		—	0.683 ⁽¹¹⁾		V
Differential Inputs						
V _{DIF}	DC Differential Voltage ^(3,9)		0.2		—	V
V _{CM}	DC Common Mode Input Voltage ^(4,9)		825	900	975	mV
V _{IH}	DC Input HIGH ^(5,6,9)		V _{REF} + 100		—	mV
V _{IL}	DC Input LOW ^(5,7,9)		—		V _{REF} - 100	mV
V _{REF}	Single-Ended Reference Voltage ^(5,9)		—	900	—	mV
Output Characteristics						
V _{OH}	Output HIGH Voltage	I _{OH} = -6mA	V _{DD} - 0.4		—	V
		I _{OH} = -100μA	V _{DD} - 0.1		—	V
V _{OL}	Output LOW Voltage	I _{OL} = 6mA	—		0.4	V
		I _{OL} = 100μA	—		0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. For 1.8V LVTTL single-ended operation, the RxS pin is allowed to float or tied to V_{DD}/2 and \bar{A} /V_{REF} is tied to GND.
3. V_{DIF} specifies the minimum input differential voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
4. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) / 2. Differential mode only.
5. For single-ended operation in differential mode, \bar{A} /V_{REF} is tied to the DC voltage V_{REF}. The input is guaranteed to toggle within ± 200 mV of V_{REF} when V_{REF} is constrained within +600mV and V_{DD}-600mV, where V_{DD} is the nominal 1.8V power supply of the device driving the A input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, V_{REF} must be maintained at 900mV with appropriate tolerances.
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
8. Typical values are at V_{DD} = 2.5V, V_{DD} = 1.8V, +25°C ambient.
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
10. This value is the worst case minimum V_{IH} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V_{IH} = 0.65 • V_{DD} where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V_{IH} = 0.65 • [1.8 - 0.15V]) rather than reference against a nominal 1.8V supply.
11. This value is the worst case maximum V_{IL} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V_{IL} = 0.35 • V_{DD} where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V_{IL} = 0.35 • [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.
12. For differential mode (RxS = LOW), A and \bar{A} /V_{REF} must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Typ.	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	20	30	mA
I _{DDQ0}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	20	40	μA/MHz
I _{DDD0}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	55	80	μA/MHz
I _{TOT}	Total Power V _{DD} Supply Current	V _{DD} = 1.8V., FREFERENCE CLOCK = 100MHz, C _L = 15pF V _{DD} = 1.8V., FREFERENCE CLOCK = 200MHz, C _L = 15pF	25	40	mA
I _{TOTO}	Total Power V _{DDQ} Supply Current	V _{DD} = 1.8V., FREFERENCE CLOCK = 100MHz, C _L = 15pF V _{DD} = 1.8V., FREFERENCE CLOCK = 200MHz, C _L = 15pF	40	60	
			50	100	mA
			120	240	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
2. The termination resistors are excluded from these measurements.
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ⁽¹⁾	V _{DDI}	V
V _X	Differential Input Signal Crossing Point ⁽²⁾	V _{DDI} /2	mV
V _{THL}	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁽⁴⁾	1.8	V/ns

NOTES:

1. V_{DDI} is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_X specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
V _{IH}	Input HIGH Voltage ⁽¹⁾	V _{DDI}	V
V _{IL}	Input LOW Voltage	0	V
V _{THI}	Input Timing Measurement Reference Level ⁽²⁾	V _{DDI} /2	mV
t _R , t _F	Input Signal Edge Rate ⁽³⁾	2	V/ns

NOTES:

1. V_{DDI} is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input.
2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽⁵⁾

Symbol	Parameter		Min.	Typ.	Max	Unit
Skew Parameters						
tsk(o)	Same Device Output Pin-to-Pin Skew ⁽¹⁾	Single-Ended and Differential Modes	—	—	60	ps
		Single-Ended in Differential Mode (DSE)	—	60	—	ps
tsk(inv)	Inverting Skew ⁽²⁾	Single-Ended and Differential Modes	—	—	300	ps
		Single-Ended in Differential Mode (DSE)	—	300	—	ps
tsk(p)	Pulse Skew ⁽³⁾	Single-Ended and Differential Modes	—	—	300	ps
		Single-Ended in Differential Mode (DSE)	—	300	—	ps
tsk(pp)	Part-to-Part Skew ⁽⁴⁾	Single-Ended and Differential Modes	—	—	300	ps
		Single-Ended in Differential Mode (DSE)	—	300	—	ps
V _{ox}	HSTL and eHSTL Differential True and Complementary Output Crossing Voltage Level	V _{DDO} /2 - 200	V _{DDO} /2	V _{DDO} /2 + 200	mV	

Propagation Delay

t _{PLH}	Propagation Delay A to Q _n /Q _n	2.5V / 1.8V LVTTL Outputs	—	—	2.5	ns
		HSTL / eHSTL Outputs	—	—	2	ns
t _R	Output Rise Time (20% to 80%)	2.5V / 1.8V LVTTL Outputs	350	—	1050	ps
		HSTL / eHSTL Outputs	350	—	1350	ps
t _F	Output Fall Time (20% to 80%)	2.5V / 1.8V LVTTL Outputs	350	—	1050	ps
		HSTL / eHSTL Outputs	350	—	1350	ps
f _o	Frequency Range (HSTL/eHSTL outputs)	—	—	250	MHz	
	Frequency Range (2.5V/1.8V LVTTL outputs)	—	—	200	MHz	

Output Gate Enable/Disable Delay

t _{PGE}	Output Gate Enable to On/Q _n	—	—	3.5	ns
t _{PGD}	Output Gate Enable to On/Q _n Driven to GL Designated Level	—	—	3	ns

NOTES:

1. Skew measured between all outputs or output pairs under identical input and output interfaces, transitions and load conditions on any one device. For single ended and differential LVTTL outputs, this measurement is made when each output voltage passes through V_{DDO}/2. For differential LVTTL outputs, the true outputs are compared only with other true outputs and the complementary outputs are compared only with other complementary outputs. For differential HSTL outputs, the measurement takes place at the crossing point of the true and complementary signals.
2. For operating with either 1.8V or 2.5V LVTTL output interfaces with both true and complementary outputs enabled. Inverting skew is the skew between true and complementary outputs switching in opposite directions under identical input and output interfaces, transitions and load conditions on any one device.
3. Skew measured is the difference between propagation delay times t_{PLH} and t_{PLL} of any output or output pair under identical input and output interfaces, transitions and load conditions on any one device. For single ended and differential LVTTL outputs, this measurement is made when each output voltage passes through V_{DDO}/2. The measurement applies to both true and complementary signals. For differential HSTL outputs, the measurement takes place at the crossing point of the true and complementary signals.
4. Skew measured is the magnitude of the difference in propagation times between any outputs or output pairs of two devices, given identical transitions and load conditions at identical V_{DD}/V_{DDO} levels and temperature.
5. Guaranteed by design.

AC DIFFERENTIAL INPUT SPECIFICATIONS⁽¹⁾

Symbol	Parameter	Min.	Typ.	Max	Unit
t _w	Reference Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) ⁽²⁾	1.73	—	—	ns
	Reference Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) ⁽²⁾	2.17	—	—	

HSTL/eHSTL/1.8V LVTTL/2.5V LVTTL

V _{DIF}	AC Differential Voltage ⁽³⁾	400	—	—	mV
V _{IH}	AC Input HIGH ^(4,5)	V _x + 200	—	—	mV
V _{IL}	AC Input LOW ^(4,6)	—	—	V _x - 200	mV


I_{VEPECL}

V _{DIF}	AC Differential Voltage ⁽³⁾	400	—	—	mV
V _{IH}	AC Input HIGH ⁽⁴⁾	1275	—	—	mV
V _{IL}	AC Input LOW ⁽⁴⁾	—	—	875	mV


NOTES:

1. For differential input mode, RxS is tied to GND.
2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by V_{DIF} has been met or exceeded.
3. Differential mode only. V_{DIF} specifies the minimum input voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.
4. For single-ended operation, \bar{A} /V_{REF} is tied to DC voltage (V_{REF}). Refer to each input interface's DC specification for the correct V_{REF} range.
5. Voltage required to switch to a logic HIGH, single-ended operation only.
6. Voltage required to switch to a logic LOW, single-ended operation only.

DIFFERENTIAL AC TIMING WAVEFORMS



HSTL and eHSTL Output Propagation and Skew Waveforms




1.8V or 2.5V LVTTL Output Propagation and Skew Waveforms

NOTES:

1. For the HSTL and eHSTL outputs, t_{PHL} and t_{PLH} are measured from the input passing through V_{THI} or input pair crossing to the crossing point of each Qn and \bar{Q}_n .
2. For 1.8V and 2.5V LVTTL outputs, t_{PHL} and t_{PLH} are measured from the input passing through V_{THI} or input pair crossing to the slower of Qn or \bar{Q}_n passing through V_{THO}.
3. Pulse skew is calculated using the following expression:

$$t_{SK(p)} = |t_{PHL} - t_{PLH}|$$

where t_{PLH} and t_{PHL} are measured on the controlled edges of any one output from the rising and falling edges of a single pulse. Note that the t_{PHL} and t_{PLH} shown above are not valid measurements for this calculation because they are not taken from the same pulse.




Differential Gate Disable/Enable Showing Runt Pulse Generation

NOTES:

1. The waveforms shown only gate "true" output, Q_n .
2. As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their \bar{G}_x signals to avoid this problem.

SDR AC TIMING WAVEFORMS


*Propagation and Skew Waveforms*

NOTES:

1. t_{PHL} and t_{PLH} signals are measured from the input passing through V_{THI} or input pair crossing to Qn passing through V_{THO}.
2. Pulse Skew is calculated using the following expression:

$$tsk(p) = | t_{PHL} - t_{PLH} |$$


where t_{PHL} and t_{PLH} are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the t_{PHL} and t_{PLH} shown are not valid measurements for this calculation because they are not taken from the same pulse.

*SDR Gate Disable/Enable Showing Runt Pulse Generation*

NOTE:

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their G_x signals to avoid this problem.

TEST CIRCUITS AND CONDITIONS


Test Circuit for Differential Input⁽¹⁾

DIFFERENTIAL INPUT TEST CONDITIONS


Symbol	$V_{DD} = 2.5V \pm 0.1V$	Unit
R1	100	Ω
R2	100	Ω
VDDI	V_{CM}^*2	V
VTHI	HSTL: Crossing of A and \bar{A} eHSTL: Crossing of A and \bar{A} LVEPECL: Crossing of A and \bar{A} 1.8V LVTTL: $V_{DD}/2$ 2.5V LVTTL: $V_{DD}/2$	V

NOTE:

1. This input configuration is used for all input interfaces. For single-ended testing, the V_{IN} input is tied to GND. For testing single-ended in differential input mode, the V_{IN} is left floating.



Test Circuit for SDR Outputs



Test Circuit for Differential Outputs


SDR OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.1V$ $V_{DDQ} = \text{Interface Specified}$	Unit
C_L	15	pF
R_1	100	Ω
R_2	100	Ω
V_{THO}	$V_{DD} / 2$	V

DIFFERENTIAL OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.1V$ $V_{DDQ} = \text{Interface Specified}$	Unit
C_L	15	pF
R_1	100	Ω
R_2	100	Ω
V_{THO}	HSTL: Crossing of Q_n and \bar{Q}_n eHSTL: Crossing of Q_n and \bar{Q}_n	V
	1.8V LVTTL: $V_{DDQ}/2$ 2.5V LVTTL: $V_{DDQ}/2$	V

ORDERING INFORMATION



REVISION HISTORY

Rev	Table	Page	Description of Change	Date
A		1	NRND - Not Recommended for New Designs	5/5/13
A		1	Product Discontinuation Notice - Last time buy expires November 2, 2016. PDN# CQ-15-05 Updated data sheet format	11/3/15

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.