

FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 500ps (max.)
- Very low duty cycle distortion < 1.0ns (max.)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- $V_{CC} = 3.3V \pm 0.3V$
- Available in SSOP, SOIC, and QSOP packages


DESCRIPTION:

The FCT3805B is a 3.3 volt, non-inverting clock driver built using advanced dual metal CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The FCT3805B offers low capacitance inputs with hysteresis.


The FCT3805B is designed for high speed clock distribution where signal quality and skew are critical. The FCT3805B also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.

For more information on using the FCT3805B with two different input frequencies on bank A and B, please see AN-236.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SOIC/ SSOP/ QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	−0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	−0.5 to +7	V
V _{TERM} ⁽⁴⁾	Terminal Voltage with Respect to GND	−0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	−65 to +150	°C
I _{OUT}	DC Output Current	−60 to +60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- Input terminals.
- Outputs and I/O terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
OE _A , OE _B	3-State Output Enable Inputs (Active LOW)
IN _A , IN _B	Clock Inputs
OA _n , OB _n	Clock Outputs
MON	Monitor Output

FUNCTION TABLE (1)

Inputs		Outputs	
OE _A , OE _B	IN _A , IN _B	OA _n , OB _n	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

NOTE:

- H = HIGH
L = LOW
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ.	Max.	Unit
V _{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
	Input HIGH Level (I/O pins)			2	—	V _{CC} + 0.5	
V _{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		−0.5	—	0.8	V
I _{IH}	Input HIGH Current (Input pins)	V _{CC} = Max.	V _I = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)		V _I = V _{CC}	—	—	±1	
I _{IL}	Input LOW Current (Input pins)	V _{CC} = Max.	V _I = GND	—	—	±1	
	Input LOW Current (I/O pins)		V _I = GND	—	—	±1	
I _{OZH}	High Impedance Output Current (3-State Output Pins)	V _{CC} = Max.	V _O = V _{CC}	—	—	±1	μA
I _{OZL}			V _O = GND	—	—	±1	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = −18mA		—	−0.7	−1.2	V
I _{ODH}	Output HIGH Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		−36	−60	−110	mA
I _{ODL}	Output LOW Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		50	90	200	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = −0.1mA	V _{CC} −0.2	—	—	V
			I _{OH} = −8mA	2.4 ⁽⁵⁾	3	—	
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 0.1mA	—	—	0.2	V
			I _{OL} = 16mA	—	0.2	0.4	
			I _{OL} = 24mA	—	0.3	0.5	
I _{OFF}	Input Power Off Leakage	V _{CC} = 0V, V _{IN} = 4.5V		—	—	±1	μA
I _{OS}	Short Circuit Current ⁽⁴⁾	V _{CC} = Max., V _O = GND ⁽³⁾		−60	−135	−240	mA
V _H	Input Hysteresis	—		—	150	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}		—	0.1	10	μA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. $V_{OH} = V_{CC} - 0.6\text{V}$ at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		—	10	30	μA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $OEA = OEB = GND$ Per Output Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.035	0.06	mA/MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_o = 25\text{MHz}$ 50% Duty Cycle $OEA = OEB = V_{CC}$ Mon. Output Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.9	1.6	mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	0.9	1.6	
		$V_{CC} = \text{Max.}$ Outputs Open $f_o = 50\text{MHz}$ 50% Duty Cycle $OEA = OEB = GND$ Eleven Outputs Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	20	33 ⁽⁵⁾	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	20	33 ⁽⁵⁾	

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 3.3V$, $+25^\circ C$ ambient.
- Per TTL driven input ($V_{IN} = V_{CC} - 0.6V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_o N_o)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ} \text{)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (} V_{IN} = V_{CC} - 0.6V \text{)}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_o = \text{Output Frequency}$
 $N_o = \text{Number of Outputs at } f_o$
All currents are in milliamperes and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (3,4)


Symbol	Parameter	Conditions ⁽¹⁾	Commercial		Industrial		Unit
			Min. ⁽²⁾	Max.			
t _{PLH}	Propagation Delay	C _L = 50pF R _L = 500Ω	1.5	5	1.5	5.2	ns
t _{PHL}	INA to OAn, INB to OBn						
t _R	Output Rise Time		—	2	—	2	ns
t _F	Output Fall Time		—	2	—	2	ns
t _{SK(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)		—	0.5	—	0.6	ns
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} - t _{PLH})		—	1	—	1	ns
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1.2	—	1.2	ns
t _{PZL}	Output Enable Time		1.5	6	1.5	6	ns
t _{PZH}	OE _A to OAn, OE _B to OBn						
t _{PLZ}	Output Disable Time		1.5	5	1.5	5	ns
t _{PHZ}	OE _A to OAn, OE _B to OBn						

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH}, t_{PHL}, t_{SK(t)} are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{cc}, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS AND WAVEFORMS

SWITCH POSITION




Test Circuits for All Outputs

Test	Switch
Disable LOW Enable LOW	6V
Disable HIGH Enable HIGH	GND


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

Rt = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Package Delay




$$t_{SK(O)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Output Skew - $t_{SK(O)}$




$$t_{SK(P)} = |t_{PHL} - t_{PLH}|$$

Pulse Skew - $t_{SK(P)}$



$$t_{SK(T)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Package Skew - $t_{SK(T)}$



Output Skew - $t_{SK(X)}$

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: $f \leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_f \leq 2.5\text{ns}$

ORDERING INFORMATION

49FCT	XXXX	X	X		
	Device Type	Package	Package		
				Blank	Commercial (0°C to +70°C)
				I	Industrial (-40°C to +85°C)
				SOG	SOIC - Green
				PYG	SSOP - Green
				QG	QSOP - Green
				3805B	Non-Inverting 3.3V Buffer/Clock Driver

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.