Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



4519 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0007-0301 Rev.3.01 2005.06.15

DESCRIPTION

The 4519 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial interface, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4519 Group include variations of the built-in memory size as shown in the table below.

FEATURES

•	Timers	
	Timer 1	8-bit timer with a reload register
	Timer 2	8-bit timer with a reload register
	Timer 3	8-bit timer with a reload register
	Timer 3 8-b	it timer with two reload registers

Interrupt	8 sources
●Key-on wakeup function pins	10
Serial interface	8 bits X 1
● A/D converter 10-bit success	sive comparison method, 8ch
■Voltage drop detection circuit	
Reset occurrence	Typ. 3.5 V (Ta = 25 °C)
Reset release	Typ 3.7 V (Ta = 25 °C)


- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- ●LED drive directly enabled (port D)

APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.


Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519M6-XXXFP	6144 words	384 words	42P2R-A	Mask ROM
M34519M8-XXXFP	8192 words	384 words	42P2R-A	Mask ROM
M34519E8FP (Note)	8192 words	384 words	42P2R-A	One Time PROM

Note: Shipped in blank.



Pin configuration (top view) (4519 Group)





PERFORMANCE OVERVIEW

	Parame	eter	Function		
Number of bas	ic instru	ıctions	153		
Minimum instruction execution time			0.5 μ s (at 6.0 MHz oscillation frequency, in XIN through-mode)		
Memory sizes	ROM	M34519M6	6144 words X 10 bits		
		M34519M8/E8	8192 words X 10 bits		
	RAM	M34519M6/M8/E8	384 words X 4 bits		
Input/Output ports	D0-D7	I/O (Input is examined by skip decision)	Eight independent I/O ports; Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. The output structure is switched by software.		
	P00-P	03 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P10-P	13 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P20-P	22 I/O	3-bit I/O port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively.		
	P30-P	33 I/O	4-bit I/O port; ports P30 and P31 are also used as INT0 and INT1, respectively.		
	P40-P	43 I/O	4-bit I/O port; ports P40–P43 are also used as AIN4–AIN7, respectively.		
	P50-P		4-bit I/O port; the output structure is switched by software.		
	P60-P	63 I/O	4-bit I/O port; ports P60–P63 are also used as AIN0–AIN3, respectively.		
Timers	Timer 1		8-bit timer with a reload register is also used as an event counter.		
			Also, this is equipped with a period/pulse width measurement function.		
	Timer 2		8-bit timer with a reload register.		
	Timer 3		8-bit timer with a reload register is also used as an event counter.		
	Timer 4		8-bit timer with two reload registers and PWM output function.		
A/D converter			10-bit wide X 8 ch, This is equipped with an 8-bit comparator function.		
Serial I/O			8-bit X 1		
Interrupt	Source	es	8 (two for external, four for timer, one for A/D, and one for serial I/O)		
	Nesting	g	1 level		
Subroutine nes	sting		8 levels		
Device structu	re		CMOS silicon gate		
Package			42-pin plastic molded SSOP (42P2R-A)		
Operating temp			−20 °C to 85 °C		
Supply voltage	Mask F	ROM version	1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
	One Ti	me PROM version	2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
Power	Active	mode	2.8 mA (Ta=25 °C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)		
dissipation			70 μA (Ta=25 °C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)		
(typical value)			150 μA (Ta=25 °C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)		
	RAM b	ack-up mode	0.1 μ A (Ta=25 °C, VDD = 5 V, output transistors in the cut-off state)		



PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0-D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P22 are also used as SCK, SOUT, SIN, respectively.
P30-P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.
P40-P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P40–P43 are also used as AIN4–AIN7, respectively.
P50-P53	I/O port P5	I/O	Port P5 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.
P60-P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60–P63 are also used as AIN0–AIN3, respectively.
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively.
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.
AIN0-AIN7	Analog input	Input	A/D converter analog input pins. AIN0–AIN7 are also used as ports P60–P63 and P40–P43, respectively.
Sck	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port P20
Sout	Serial I/O data output	Output	Serial I/O data output pin. Sout pin is also used as port P21.
Sin	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port P22.



MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	AINO	AIN0	P60
D7	CNTR1	CNTR1	D7	P61	AIN1	AIN1	P61
P20	Sck	Sck	P20	P62	AIN2	AIN2	P62
P21	Sout	Sout	P21	P63	AIN3	AIN3	P63
P22	Sin	SIN	P22	P40	AIN4	AIN4	P40
P30	INT0	INT0	P30	P41	AIN5	AIN5	P41
P31	INT1	INT1	P31	P42	AIN6	AIN6	P42
				P43	AIN7	AIN7	P43

Notes 1: Pins except above have just single function.

- 2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- 3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
- 4: The input/output of D6 can be used even when CNTR0 (input) is selected.
- 5: The input of D6 can be used even when CNTR0 (output) is selected.
- 6: The input/output of D7 can be used even when CNTR1 (input) is selected.
- 7: The input of D7 can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Register MR			System clock	Operation mode		
MR ₃	MR2	MR1	MR ₀				
0	0	0	0	f(STCK) = f(XIN)	XIN through mode		
		×	1	f(STCK) = f(RING)	On-chip oscillator through mode		
0	1	0	0	f(STCK) = f(XIN)/2	XIN divided by 2 mode		
		×	1	f(STCK) = f(RING)/2	On-chip oscillator divided by 2 mode		
1	0	0	0	f(STCK) = f(XIN)/4	XIN divided by 4 mode		
		×	1	f(STCK) = f(RING)/4	On-chip oscillator divided by 4 mode		
1	1	0	0	f(STCK) = f(XIN)/8	XIN divided by 8 mode		
		X	1	f(STCK) = f(RING)/8	On-chip oscillator divided by 8 mode		

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.



PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
Port	Pin	Output	Output structure	unit	instructions	registers	Remark
Port D	D0-D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(8)	CMOS		SZD	W6	function (programmable)
	D7/CNTR1				CLD	W4	
Port P0	P00-P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
							selection functions
Port P1	P10-P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						K0	functions and output structure
						As a	selection functions
Port P2	P20/SCK, P21/SOUT	I/O	N-channel open-drain	3	OP2A	J1	
	P22/SIN	(3)			IAP2		
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	4	ОРЗА	l1, l2	
	P32, P33	(4)			IAP3	K2	
Port P4	P40/AIN4-P43/AIN7	I/O	N-channel open-drain	4	OP4A	Q1	
		(4)			IAP4	Q2	
Port P5	P50-P53	I/O	N-channel open-drain/	4	OP5A	FR3	Output structure selection
		(4)	CMOS		IAP5		function (programmable)
Port P6	P60/AIN0-P63/AIN3	I/O	N-channel open-drain	4	OP6A	Q2	
		(4)			IAP6	Q1	



CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition			
XIN	Open.	Internal oscillator is selected.	(Note 1)		
Хоит	Open.	Internal oscillator is selected.	(Note 1)		
		RC oscillator is selected.	(Note 2)		
		External clock input is selected for main clock.	(Note 3)		
D0-D5	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 6)		
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 7)		
P20/SCK	Open.	SCK pin is not selected.			
	Connect to Vss.				
P21/SOUT	Open.				
	Connect to Vss.				
P22/SIN	Open.	SIN pin is not selected.			
	Connect to Vss.				
P30/INT0	Open.	"0" is set to output latch.			
	Connect to Vss.				
P31/INT1	Open.	"0" is set to output latch.			
	Connect to Vss.				
P32, P33	Open.				
	Connect to Vss.				
P40/AIN4-P43/AIN7	Open.				
	Connect to Vss.				
P50-P53	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.			
P60/AIN0-P63/AIN3	Open.				
	Connect to Vss.				

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RGo=0, MRo=1).


- 2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
 - In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
 - Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
- 3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports D0–D5 and the pull-up function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to Vss and VDD)


Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS




Port block diagram (1)





Port block diagram (2)




Port block diagram (3)








Port block diagram (6)





Port block diagram (8)

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first **BM** instruction, and the contents of program counter is stored in SKo. When the **BM** instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8)

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34519M8/E8.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34519M6	6144 words	48 (0 to 47)
M34519M8/E8	8192 words	64 (0 to 63)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34519M8/E8




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34519M6	384 words X 4 bits (1536 bits)
M34519M8/E8	




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Table 3 Interrupt sources							
Priority level	Interrupt name	Activated condition	Interrupt address				
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1				
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1				
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1				
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1				
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1				
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1				
7	A/D interrupt	Completion of A/D conversion	Address C in page 1				
8	Serial I/O interrupt	Completion of serial I/O transmit/receive	Address E in page 1				

Table 4 Interrupt request flag, interrupt enable bit and skip in-

Struction			
Interrupt name	Interrupt	Skip instruction	Interrupt
	request flag		enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22
Serial I/O interrupt	SIOF	SNZSI	V23

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction	
1	Enabled	Invalid	
0	Disabled	Valid	

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0"
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

• Interrupt control register V1
Interrupt enable bits of external 0, external 1, timer 1 and timer 2
are assigned to register V1. Set the contents of this register
through register A with the TV1A instruction. The TAV1 instruction
can be used to transfer the contents of register V1 to register A.

Interrupt control register V2
 The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be

used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
V13 Timer 2 interrupt enable bit		0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SN <mark>ZT2 instructio</mark> n is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V 12	Timer Timerrupt enable bit -	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
VII	External i interrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt anable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W TAV2/TV2A
\/2c	V23 Serial I/O interrupt enable bit	0		Interrupt disabled	(SNZSI instruction is valid)	
V 23		1	b	Interrupt enabled (SNZSI instruction is invalid)	
V22	V22 A/D interrupt enable bit	0		Interrupt disabled	(SNZAD instruction is valid)	
V 22	A/D Interrupt enable bit	1		Interrupt enabled (SNZAD instruction is invalid)	
V0.	Timer 4 interrupt enable bit	0		Interrupt disabled	(SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1		Interrupt enabled (SNZT4 instruction is invalid)	
\/Os	Timer 3 interrupt enable bit	0		Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1		Interrupt enabled (SNZT3 instruction is invalid)	

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).






Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4519 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	l11
		Falling waveform ("H"→"L")	l12
		 Rising waveform ("L"→"H") 	
		Both rising and falling waveforms	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	I21
		Falling waveform ("H"→"L")	12 2
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to P3o/INT0 pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction

- External 1 interrupt activated condition
 - External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I2.
- 3 Clear the EXF1 flag to "0" with the SNZ1 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ1 instruction.
- Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



(3) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A	
l13	INT0 pin input control bit (Note 2)	0	INT0 pin input disa	abled		
113	113 IN 10 pin input control bit (Note 2)	1	INT0 pin input ena	bled		
110	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)			
112		1	Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction)			
l11	INT0 pin edge detection circuit control bit	0	One-sided edge detected			
1111	in 10 pin eage detection circuit control bit	1	Both edges detected			
I10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected		
110	circuit selection bit	1	Timer 1 count start synchronous circuit selected			

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	bled	
123	in i pin input control bit (Note 2)	11	INT1 pin input enal	oled	
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SI instruction)		
		1	Rising waveform/"Hinstruction)	H" level ("H" level is recognized with	the SNZI1
l 121	INT1 pin edge detection circuit control bit	0	One-sided edge de	tected	
'2'	INT I pin eage detection circuit control bit	1	Both edges detected		
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	synchronous circuit not selected	
120	circuit selection bit	1 Timer 3 count start synchronous circuit selected			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.

(4) Notes on External 0 interrupt

- ① Note [1] on bit 3 of register I1
 - When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 ①) and then, change the bit 3 of register I1.
 - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 ②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 ③).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INTO pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19①).

```
LA 0 ; (XXX02)
TK2A ; Input of INT0 key-on wakeup invalid .. ①
DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- 3 Note on bit 2 of register I1
- When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1.
 - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20³).




Fig. 20 External 0 interrupt program example-3

(5) Notes on External 1 interrupt

- ① Note [1] on bit 3 of register I2
 - When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21①) and then, change the bit 3 of register I2.
 - In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21⁽²⁾).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21③).




Fig. 21 External 1 interrupt program example-1

- 2 Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 22 External 1 interrupt program example-2

- ③ Note on bit 2 of register I2
 When the interrupt valid waveform of the P31/INT1 pin is
- changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23①) and then, change the bit 2 of register I2.
 - In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23³).




Fig. 23 External 1 interrupt program example-3

TIMERS

The 4519 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4519 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3: 8-bit programmable timer
- Timer 4: 8-bit programmable timer
- Watchdog timer: 16-bit fixed dividing frequency timer
 (Timers 1, 2, 3, and 4 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



Table 9 Function related timers

Circuit	Structure	Structure Count source		Use of output signal	Control register
Prescaler 8-bit programmable • Instruction clock (INSTCK) 1		1 to 256	• Timer 1, 2, 3, amd 4 count sources	PA	
	binary down counter				
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	• XIN input		Timer 1 interrupt	W5
	(period/pulse width	CNTR0 input			
	measurement function)				
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)			
		PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	XIN input	1 to 256	• Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	






Fig. 25 Timer structure (1)




Fig. 26 Timer structure (2)

Table 10 Timer related registers

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	•
PA0		1	Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	(Timer 1 count auto-stop circuit not selected			
***	bit (Note 2)	1		Timer 1 count auto	-stop circuit selected	
W12	Times described his	0		Stop (state retained)		
VV 12	Timer 1 control bit	1		Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (II	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W10		1	0	XIN input		
		1	1	CNTR0 input		

Timer control register W2			at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A	
W23	CNTP0 output signal soloction bit	0 Timer 1 ur		Timer 1 underflow	mer 1 und <mark>erflow signal d</mark> ivided by 2 output		
***25	W23 CNTR0 output signal selection bit		1	Timer 2 underflow	signal divided by 2 output		
W22	V22 Timer 2 control bit		О	Stop (state retained)			
VVZZ	VV22 Timer 2 control bit		1	Operating			
1440		W21	W20		Count source		
W21		0	0	System clock (STC	CK)		
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)			
W20		1	0	Timer 1 underflow	signal (T1UDF)		
		1	1	PWM signal (PWM	IOUT)		

	Timer control register W3		at reset : 00002		at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	()	Timer 3 count auto	-stop circuit not selected	•
1 1105	bit (Note 3)	1		Timer 3 count auto	-stop circuit selected	
W32	W20 T 0 1 11 1	0		Stop (state retained)		
VV32	Timer 3 control bit	1	1	Operating		
		W31	W30		Count source	
W31	Town O court course a leading hite	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)		
			1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1"). 3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

	Timer control register W4	at	reset : 00002	at RAM back-up : 00002	R/W TAW4/TW4A	
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (input)			
VV43	W43 D//CNTR1 pin function selection bit		CNTR1 (I/O) / D7 (CNTR1 (I/O) / D7 (input)		
W42	W/4a PWM signal		PWM signal "H" interval expansion function invalid			
VV42	"H" interval expansion function control bit	1	PWM signal "H" int	terval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retaine	d)		
VV41	1 mer 4 control bit	1	Operating			
W40	Times 4 count course calcution bit	0	XIN input			
VV40	Timer 4 count source selection bit	1	Prescaler output (0	DRCLK) divided by 2		

	Timer control register W5	at r		reset : 00002	at RAN	M back-up : state retained	R/W TAW5/TW5A
W53	Not used	0		This bit has no fund	ction, bu	t read/write is enabled.	
1100		1	1				
W52	Period measurement circuit control bit	0		Stop			
VV32	T office model official control by	1		Operating			
		W51	W50			Count source	
W51	Signal for period measurement selection	0	0	On-chip oscillator (f(RING/	16))	
	bits	0	1	CNTR ₀ pin input		*	
W50		1	0	INT0 pin input			
		1	1	Not available	-		

	Timer control register W6	at	reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A		
W63	CNTR1 pin input count edge selection bit	0	Falling edge				
		1	Rising edge	Rising edge			
W62	W62 CNTR0 pin input count edge selection bit		Falling edge				
VV02	Civil to pili input count edge selection bit	1	Rising edge				
W61	CNTR1 output auto-control circuit	0	CNTR1 output aut	o-control circuit not selected			
VVO	selection bit		CNTR1 output auto-control circuit selected				
W60	W60 D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 ((input)			
VV00	Do Civino pin function selection bit	1	CNTR0 (I/O) /D6 ((input)			

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

· Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

• Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

① set data in timer 1

2 set count source by bits 0 and 1 of register W1, and

3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.



(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

- 1) set data in timer 2.
- 2 select the count source with the bits 0 and 1 of register W2, and
- 3 set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

- ① set data in timer 3
- 2 set count source by bits 0 and 1 of register W3, and
- 3 set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

- ① set data in timer 4
- 2 set count source by bit 0 of register W4, and
- 3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".



(7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with the one cycle of the signal divided by 16 of the on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27 $\@ifnextchild{@}$). Also, set the NOP instruction for the case when a skip is per-

formed with the SNZT1 instruction (refer to Figure 273).

```
i
LA
            ; (X0XX2)
TV1A
            ; The SNZT1 instruction is valid ...... ①
LA
            : (X0XX2)
TW5A
            : Period measurement circuit stop
NOP
SNZT1
            : The SNZT1 instruction is executed
            (T1F flag cleared)
NOP
            X: these bits are not used here.
```

Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

(8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/ INTO pin input (pulse width measurement function) when the following is set;

- Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).
- Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P3o/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.



(9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

(12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin. When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.



(13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

(14) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data. $\label{eq:table_exp} % \begin{subarray}{ll} \end{subarray} %$

Stop counting and then execute the TPSAB instruction to set prescaler data.

· Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

· Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

In order to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

• Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 28②).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 28³).




Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.

Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts
 Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1).
 Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 29 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

Timer 4 count start timing and count time when operation starts
 Count starts from the rising edge (2) after the first falling edge of
 the count source, after Timer 4 operations start (1).
 Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source
 operations after count starts.




Fig. 30 Timer count start timing and count time when operation starts (Timer 4)




Fig. 31 Timer 4 operation (reload register R4L: "0316", R4H: "0216")





Fig. 32 CNTR1 output auto-control function by timer 3



WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 34 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 35). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 36). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 35 Program example to start/stop watchdog timer

```
WRST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF

↓
Oscillation stop
```

Fig. 36 Program example to enter the mode when using the watchdog timer

A/D CONVERTER (Comparator)

The 4519 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB (2.7 V ≤ VDD ≤ 5.5V)
	Differential non-linearity error:
	± 0.9 LSB (2.2 V \leq VDD \leq 5.5V)
Conversion speed	31 μ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)
Analog input pin	8




Fig. 37 A/D conversion circuit structure

Table 12 A/D control registers

	A/D control register Q1	at reset : 00002		t : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A	
Q13	A/D operation mode selection bit	A/E) con	versi	on mode		
Q13	PAR Operation mode selection bit	Coi	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AIN0		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11	Analog input pin selection bits	0	1	1	Аімз		
		1	0	0	AIN4		
		1	0	1	AIN5		
Q10		1	1	0	AIN6		
		1	1	1	AIN7		

	A/D control register Q2	at reset : 00002		at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0	P40, P41, P42, P43	3	
Q23	pin function selection bit	1	AIN4, AIN5, AIN6, AI	N7	
Q22	OSO PSO/Ania PSO/Ania nin function calcution hit	0	P62, P63		
Q22	P62/AIN2, P63/AIN3 pin function selection bit	1	AIN2, AIN3		
Q21	P61/AIN1 pin function selection bit	0	P61	P	
QZI	POTAINT PITTUTCHOTT SELECTION DIT	1	AIN1		
Q20	P60/AIN0 pin function selection bit	0	P60		
Q20		11	AIN0		

	A/D control register Q3	at r		reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	1) I	This bit has no fun	ction, but read/write is enabled.	
Q32	A/D converter operation clock selection bit	0		Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit			On-chip oscillator ((f(RING))	
		Q31	Q30		Division ratio	
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division ratio selection bits	0	1	Frequency divided	by 12	
Q30		1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	

Note: "R" represents read enabled, and "W" represents write enabled.

(1) A/D control register

· A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register

• A/D control register Q2

Register Q2 controls the selection of P40/AIN4-P43/AIN7, P60/ AIN0-P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage Vref generated from the built-in D/A converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- 1) When the A/D conversion starts, the register AD is cleared to
- 2 Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4519 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31 μs when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 38).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 <u>VDD</u>
2nd comparison	*1 1 0 0 0 0 \ \frac{VDD}{2} \pm \frac{VDD}{4}
3rd comparison	*1 *2 1 0 0 0 VDD 2 ± VDD 4 ± VDD
After 10th comparison	A/D conversion result VDD + VDD + VDD
completes	*1 *2 *3 *8 *9 *A 2 ± ± 1024

*1: 1st comparison result *3: 3rd comparison result *2: 2nd comparison result

*8: 8th comparison result

*9: 9th comparison result

*A: 10th comparison result

(7) A/D conversion timing chart

Figure 38 shows the A/D conversion timing chart.




Fig. 38 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AINO pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AIN0 pin function with the bit 0 of the register Q2. Select the AIN0 pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 39)
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- $\ensuremath{\mathbb{Z}}$ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).




Fig. 39 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in D/A comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in D/A converter can be determined from the following formula:

Vref =
$$\frac{V_{DD}}{256}$$
 X n

n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4 μ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1"

(13) Notes for the use of A/D conversion

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 40 Comparator operation timing chart

(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 41).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

· Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy $\rightarrow \frac{VFST-V0T}{1022}$ (V)

• 1LSB at absolute accuracy $\rightarrow \frac{VDD}{1024}$ (V)




Fig. 41 Definition of A/D conversion accuracy

SERIAL INTERFACE

The 4519 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

Serial I/O consists of;

- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer.

The pin functions of the serial I/O pins can be set with the register ${\sf J1}$.

Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
P20/SCK	Clock I/O (Sck)
P21/SOUT Serial data output (SOUT)	
P22/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of P20, P21, P22 are valid.




Fig. 42 Serial I/O structure

Table 15 Serial I/O control register

	Serial I/O control register J1	at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A
		J1 3	J12		Synchronous clock	
J1 3	J13 Serial I/O synchronous clock selection bits	0	0	Instruction clock (II	NSTCK) divided by 8	
		0	1	Instruction clock (INSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2		
		1	1	External clock (Scr	< input)	
			J1 0		Port function	
J11		0	0	P20, P21,P22 selected/SCK, SOUT, SIN not selected		
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected		
J1 0		1	0	SCK, P21, SIN selected/P20, SOUT, P22 not selected		
		1	1	SCK, SOUT, SIN sele	ected/P20, P21,P22 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.






Fig. 43 Serial I/O register state when transferring

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

(4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.

(5) How to use serial I/O

Figure 44 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 44 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 44 Serial I/O connection example




Fig. 45 Timing of serial I/O data transfer

Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)				
[Initial setting]	[Initial setting]				
• Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 44.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 44.				
TJ1A and TV2A instructions	TJ1A and TV2A instructions				
• Setting the port received the reception enable signal (SRDY) to the input mode.	• Setting the port transmitted the reception enable signal (SRDY) and outputtin "H" level (reception impossible).				
(Port D3 is used in this example)	(Port D ₃ is used in this example)				
SD instruction	SD instruction				
* [Transmission enable state]	*[Reception enable state]				
• Storing transmission data to serial I/O register SI.	• The SIOF flag is cleared to "0."				
TSIAB instruction	SST instruction				
	"L" level (reception possible) is output from port D3.				
	RD instruction				
[Transmission]	[Reception]				
•Check port D3 is "L" level.					
SZD instruction					
Serial transfer starts.					
SST instruction					
•Check transmission completes.	Check reception completes.				
SNZSI instruction	SNZSI instruction				
•Wait (timing when continuously transferring)	• "H" level is output from port D3.				
	SD instruction				
	[Data processing]				

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 46 Reset release timing




Fig. 47 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 48 Structure of reset pin and its peripherals,, and power-on reset operation

Table 1 Port state at reset

Name	Function	State
D0-D5	D0-D5	High-impedance (Notes 1, 2)
D6/CNTR0	D6	High-impedance (Notes 1, 2)
D7/CNTR1	D7	High-impedance (Notes 1, 2)
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)
P10-P13	P10-P13	High-impedance (Notes 1, 2, 3)
P20/SCK, P21/SOUT, P22/SIN	P20-P22	High-impedance (Note 1)
P30/INT0, P31/INT1, P32, P33	P30-P33	High-impedance (Note 1)
P40/AIN4-P43/AIN7	P40-P43	High-impedance (Note 1)
P50-P53	P50-P53	High-impedance (Notes 1, 2)
P60/AIN0-P63/AIN3	P60-P63	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 49 and 50 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	
External 1 interrupt request flag (EXF1)	
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
Interrupt control register I2	
Timer 1 interrupt request flag (T1F)	
• Timer 2 interrupt request flag (T2F)	
Timer 3 interrupt request flag (T3F)	<u>=</u>
• Timer 4 interrupt request flag (T4F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	<u>=</u>
Timer control register W1	
• Timer control register W2	
Timer control register W3	
Timer control register W4	
Timer control register W5	
Timer control register W6	````
Clock control register MR	
Clock control register RG	
Serial I/O transmit/receive completion flag (SIOF)	
Serial I/O mode register J1	
Serial I/O mode register 31	
a Carial I/O register Cl	serial I/O port not selected)
Serial I/O register SI A/D conversion completion flog (ADE)	
A/D conversion completion flag (ADF)	
A/D control register Q1 A/D control register Q0	
A/D control register Q2 A/D control register Q2	
A/D control register Q3	
• Successive comparison register ADX	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
	"X" represents undefined.

Fig. 49 Internal state at reset 1

	"X" represents undefined.
Quartz-crystal oscillation circuit	top
RC oscillation circuit	
Ceramic resonator circuit	top
Operation source clock	ng)
• Stack pointer (SP)	1
• Register ZX	X
• Register Y	0
• Register X	0
• Register E	X
• Register D	X
• Register B	0
• Register A	0
Carry flag (CY)	0
Port output structure control register FR3	0
Port output structure control register FR2	0
Port output structure control register FR1	0
Port output structure control register FR0	0

Fig. 50 Internal state at reset 2

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 51 Voltage drop detection reset circuit




Fig. 52 Voltage drop detection circuit operation waveform

Table 17 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid

RAM BACK-UP MODE

The 4519 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 53 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop, or
- SRST instruction is executed.

In this case, the P flag is "0."

Table 18 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	V
carry flag (CY), stack pointer (SP) (Note 2)	X
Contents of RAM	0
Interrupt control registers V1, V2	×
Interrupt control registers I1, I2	0
Selection of oscillation circuit	0
Clock control register MR	×
Timer 1 function	(Note 3)
Timer 2 function	(Note 3)
Timer 3 function	(Note 3)
Timer 4 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA, W4	×
Timer control registers W1 to W3, W5, W6	0
Serial I/O function	×
Serial I/O mode register J1	0
A/D conversion function	×
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Key-on wakeup control register K0 to K2	0
Pull-up control registers PU0, PU1	0
Port output direction registers FR0 to FR3	0
External 0 interrupt request flag (EXF0)	×
External 1 interrupt request flag (EXF1)	×
Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 2 interrupt request flag (T2F)	(Note 3)
Timer 3 interrupt request flag (T3F)	(Note 3)
Timer 4 interrupt request flag (T4F)	(Note 3)
A/D conversion completion flag (ADF)	×
Serial I/O transmission/reception completion flag	×
(SIOF)	
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
- 5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.



(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

(5) Related registers

Key-on wakeup control register K0
Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to


transfer the contents of register K0 to register A.

- Key-on wakeup control register K1
 Register K1 controls the return condition and valid waveform/
 level selection for port P0. Set the contents of this register
 through register A with the TK1A instruction. In addition, the
 TAK1 instruction can be used to transfer the contents of register
 K1 to register A.
- Key-on wakeup control register K2
 Register K2 controls the INT0 and INT1 key-on wakeup functions
 and return condition function. Set the contents of this register
 through register A with the TK2A instruction. In addition, the
 TAK2 instruction can be used to transfer the contents of register
 K2 to register A.

- Pull-up control register PU0
- Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.
- Pull-up control register PU1
 Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.
- External interrupt control register I1
 Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
- External interrupt control register I2
 Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 19 Return source and return condition

Return source		Return condition	Remarks
signal	Ports P00-P03	"L" level input, or rising edge ("L" \rightarrow" H") or falling edge	The key-on wakeup function can be selected with 2 port units. Select the return level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.
wakeup s	Ports P10-P13	Return by an external "L" level input.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
External w	INTO INT1	"L" level input, or rising edge ("L"→"H") or falling edge ("H"→"L").	Select the return level ("L" level or "H" level) with the registers I1 and I2 according to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.
		The external interrupt request flags (EXF0, EXF1) are not set.	



2: The f(XIN) oscillation circuit (ceramic resonance, RC oscillation or quartz-crystal oscillation) is selected by the CMCK, CRCK or CYCK instruction (the start of oscillation and the operation source clock is not switched by these instructions).

The start/stop of oscillation and the operation source is switched by register MR.

- Surely, select the f(XIN) oscillation circuit by executing the CMCK, CRCK or CYCK instruction before clearing MR1 to "0". MR1 cannot be cleared to "0" when the oscillation circuit is not selected.
- 3: Generate the wait time by software until the oscillation is stabilized, and then, switch the system clock.
- 4: Continuous execution of the EPOF instruction and the POF instruction is required to go into the RAM back-up state.
- 5: System returns to state A certainly when returning from the RAM back-up mode.

 However, the selected contents (CMCK, CRCK, CYCK instruction execution state) of f(XIN) oscillation circuit is retained.

Fig. 53 State transition




Fig. 54 Set source and clear source of the P flag




Fig. 55 Start condition identified example using the SNZP instruction



Table 20 Key-on wakeup control register, pull-up control register

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W TAK0/TK0A
1/0-	Pins P12 and P13 key-on wakeup	0 Key-on wakeup no		used	'
K03	control bit	1	Key-on wakeup use	ed	
1/0-	Pins P10 and P11 key-on wakeup	0 Key-on wakeup not used			
K02	control bit	1	Key-on wakeup used		
1/0:	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not used		
K01	control bit	1	Key-on wakeup used		
L/O ₂	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not used		
control bit		1	Key-on wakeup used		
Key-on wakeup control register K1		at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1/
1/4 -	Ports P02 and P03 return condition selection	0	Return by level	b.	·
K13	bit	1	Return by edge		
1/4 -	Ports P02 and P03 valid waveform/	0	Falling waveform/"L" level		
K12	level selection bit	1	Rising waveform/"H" level		
174 .	Ports P01 and P00 return condition selection	0	Return by level		
K11	bit	1	Return by edge		
1/4 a	Ports P01 and P00 valid waveform/	0	Falling waveform/"L" level		
K10	level selection bit	1	Rising waveform/"H" level		
Key-on wakeup control register K2		at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2/
K23	INITA of a set on a set of a set of a set of	0	Return by level		
NZ3	INT1 pin return condition selection bit	1 Return by edge			
K22	INT1 pin key-on wakeup contro bit	0	Key-on wakeup not used		
NZZ	int i pili key-oli wakeup collilo bit	1	Key-on wakeup used		
K21	INT0 pin return condition selection bit	0	Return by level		
1\21		1	Return by edge		
K20	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used	
r\ZU		1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.

Table 21 Key-on wakeup control register, pull-up control register

Pull-up control register PU0		at	reset : 00002	at RAM back-up : state retained	R/W TAPU0/ TPU0A		
P03 pin pull-up transistor		0					
PU03	control bit	1	Pull-up transistor O	N			
PU02	P02 pin pull-up transistor	0	Pull-up transistor OFF				
	control bit	1	Pull-up transistor ON				
DI IO	P01 pin pull-up transistor	0	Pull-up transistor OFF				
PU01 control bit		1	Pull-up transistor ON				
DI IO-	P0o pin pull-up transistor	0	Pull-up transistor OFF				
PU00	control bit	1	Pull-up transistor ON				
	Pull-up control register PU1		reset: 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A		
DUIA	P13 pin pull-up transistor	0	Pull-up transistor OFF				
PU13	control bit	1	Pull-up transistor O	N			
DUI	P12 pin pull-up transistor	0	Pull-up transistor OFF				
PU12	control bit	1	Pull-up transistor ON				
DUI4.	P11 pin pull-up transistor	0	Pull-up transistor OFF				
PU11	control bit	1	Pull-up transistor ON				
DU4-	P10 pin pull-up transistor	0	Pull-up transistor OFF				
PU10	control bit	1	Pull-up transistor O	N			

Note: "R" represents read enabled, and "W" represents write enabled.



CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- · Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 56 shows the structure of the clock control circuit.

The 4519 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4519 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.




Fig. 56 Clock control circuit structure

(1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.




Fig. 57 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 58).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that the margin of frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 60).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

(5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 61).

(6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.




Fig. 58 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 59 Ceramic resonator external circuit




Fig. 60 External RC oscillation circuit




Fig. 61 External quartz-crystal circuit




Fig. 62 External clock input circuit



(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 22 Clock control registers

Table 22 0	lock control registers					
	Clock control register MR		at	reset : 11112	at RAM back-up : 11112	R/W TAMR/ TMRA
			MR2		Operation mode	
MR3	MR3	0	0	Through mode (free	quency not divided)	
Operation mode se	Operation mode selection bits	0	1	Frequency divided by 2 mode		
MR ₂		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
MR1	Main clock f(YIN) ascillation circuit control bit	C)	Main clock (f(XIN))	oscillation enabled	
IVIE	MR1 Main clock f(XIN) oscillation circuit control bit			Main clock (f(XIN)) oscillation stop		
MR ₀	System clack assillation source selection bit	0		Main clock (f(XIN))		
IVINU	System clock oscillation source selection bit	1		Main clock (f(RING))		

Clock control register RG		6	at reset : 02	at RAM back-up : 02	W TRGA
RG0	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled	
KG0	RG0 On-chip oscillator (f(RING)) control bit		On-chip oscillator (f(RING)) oscillation stop	

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3. Data to be written to ROMone floppy disk.

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance.
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected.
- The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is selected.
- The input of D7 can be used even when CNTR1 (output) is selected.

6 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

⑦ Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

® Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

① Timer 4

In order to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.



Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag WDF1.

Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 63 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

Timer 4 count start timing and count time when operation starts

Count starts from the rising edge (2) after the first falling edge of
the count source, after Timer 4 operations start (1).

Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 64 Timer count start timing and count time when operation starts (Timer 4)

⁽⁵⁾ Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure $65 \oplus$) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 65²).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 65[®]).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.




Fig. 65 Period measurement circuit program example

® P30/INT0 pin

• Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 66 ①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 66 ②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 66 ③).




Fig. 66 External 0 interrupt program example-1

- When the bit 3 of register I1 is cleared to "0", the RAM back-up
 - mode is selected and the input of INTO pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 67⁽¹⁾).

```
LA 0; (XXX02)
TK2A; Input of INT0 key-on wakeup invalid..①
DI
EPOF
POF; RAM back-up

X: these bits are not used here.
```

Fig. 67 External 0 interrupt program example-2

Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 68[®]) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 682).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 68[®]).




Fig. 68 External 0 interrupt program example-3

P31/INT1 pin

- Note [1] on bit 3 of register I2
 - When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 69[®]) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 69®)

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 69³).




Fig. 69 External 1 interrupt program example-1

- Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 70①).

```
LA 0; (X0XX2)
TK2A; Input of INT1 key-on wakeup invalid .. ①
DI
EPOF
POF; RAM back-up

X: these bits are not used here.
```

Fig. 70 External 1 interrupt program example-2

- Note on bit 2 of register I2
- When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 71①) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 71²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 71®).




Fig. 71 External 1 interrupt program example-3

[®]A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the
 operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a
 value to the register Q1, and execute the SNZAD instruction to
 clear the ADF flag.




Fig. 72 A/D converter program example-3

A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 73).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 74. In addition, test the application products sufficiently.




Fig. 73 Analog input external circuit example-1




Fig. 74 Analog input external circuit example-2

@POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

@ Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING)) or (XIN) selected for the system clock cannot be stopped.

(a) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
V13 Timer 2 interrupt enable bit		0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	V13 Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)	
\/10	V12 Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V 12	Timer Timerrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
V 11	External i interrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
1/40	External 0 interrupt anable hit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A	
Vo Carial I/O interrupt anable hit		0	Interrupt disabled	Interrupt disabled (SNZSI instruction is valid)		
V23	V23 Serial I/O interrupt enable bit		Interrupt enabled (SNZSI instruction is invalid)		
\/O-	A/D interrupt anable bit	0	Interrupt disabled	(SNZAD instruction is valid)		
V22	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid)		
\/O.	Timor 4 interrupt anable bit	0	Interrupt disabled	(SNZT4 instruction is valid)		
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)		
\/O-	Timor 2 interrupt anable bit	0	Interrupt disabled	(SNZT3 instruction is valid)		
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)		

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A	
l13	INT0 pin input control bit (Note 2)	0	INTO pin input disa	INTO pin input disabled		
113	in 10 pin input control bit (Note 2)	1	INT0 pin input ena	bled		
	Interrupt valid waveform for INT0 pin/	0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI0	
112		U	instruction)			
112	return level selection bit (Note 2)	_ 1	Rising waveform/"H" level ("H" level is recognized with the SNZI0			
		"	instruction)			
l1 ₁	INT0 pin edge detection circuit control bit	0	0 One-sided edge detected			
	in to pin eage detection circuit control bit	1	Both edges detect	ed		
l10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected		
110	circuit selection bit	1	Timer 1 count start	t synchronous circuit selected		

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	I23 INT1 pin input control bit (Note 2)		INT1 pin input disa	abled	
123	in i i pin input control bit (Note 2)	1	INT1 pin input ena	bled	
	Interrupt valid waveform for INT1 pin/	0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI1
122			instruction)		
122	return level selection bit (Note 2)	4	Rising waveform/"H" level ("H" level is recognized with the SNZI1		
		'	instruction)		
I2 ₁	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected	
121	INTERPRETARY	1	Both edges detect	ed	
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count start	t synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".

	Clock control register MR		at	reset : 11112	at RAM back-up : 11112	R/W TAMR/ TMRA
		MRз	MR ₂		Operation mode	
MR3	MR3 Operation mode selection bits MR2	0	0	Through mode (free	quency not divided)	
O		0	1	Frequency divided I	by 2 mode	
MR ₂		1	0	Frequency divided by 4 mode		
		1	1 Frequency divided by 8 m		by 8 mode	
MR1	Main clock f(XIN) oscillation circuit control bit	()	Main clock (f(XIN))	oscillation enabled	
IVIIX	Clock I(XIII) OSCIIIAIION CIICUIL CONTION DIL	1		Main clock (f(XIN)) oscillation stop		
MRo	System clock appillation source selection bit	0		Main clock (f(XIN))		
IVIKU	System clock oscillation source selection bit			Main clock (f(RING))		

Clock control register RG		;	at reset : 02	at RAM back-up : 02	W TRGA	
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (On-chip oscillator (f(RING)) osc <mark>illati</mark> on enabled		
I KG0	On-chip oscillator (I(KINO)) control bit	1	On-chip oscillator (f(RING)) oscillation stop		

Timer control register PA		í	at reset : 02	at RAM back-up : 02	W TPAA
PA ₀	PA ₀ Prescaler control bit		Stop (state initialize	ed)	
FAU	Trescaler control bit	1	Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	0		Timer 1 count auto-stop circuit not selected		
1 ****	bit (Note 2)		1	Timer 1 count auto-	stop circuit selected	
W12	W12 Town A control bit		0	Stop (state retained	i)	
VV 12	Timer 1 control bit		1	Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (IN	ISTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (O	RCLK)	
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTR0 output signal selection bit	0		Timer 1 underflow signal divided by 2 output		
1123	Civi No output signal selection bit	1	l	Timer 2 underflow	signal divided by 2 output	
W22	W22 Timer 2 control bit)	Stop (state retained)		
VVZZ	Timer 2 control bit	1		Operating		
1110		W21	W20		Count source	
W21		0	0	System clock (STC	cK)	
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWMOUT)		



^{2:} This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

	Timer control register W3		at reset : 00002		at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	0		Timer 3 count auto	-stop circuit not selected	
*****	bit (Note 2)	•	1	Timer 3 count auto	-stop circuit selected	
W32	W20 T 0 1111)	Stop (state retained)		
W 32	Timer 3 control bit	·	1	Operating		
		W31	W30		Count source	
W31	Times 2 count counts called in hite	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (0	DRCLK)	
W30		1 0		Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

	Timer control register W4	at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 ((input)	
VV43	W43 DI//CINTRT pin function selection bit	1	CNTR1 (I/O) / D7 ((input)	
W42	W40 PWM signal	0	PWM signal "H" interval expansion function invalid		
VV42	"H" interval expansion function control bit	1	PWM signal "H" in	terv <mark>al expansion</mark> function valid	
W41	Timer 4 control bit	0	Stop (state retaine	ed)	
VV41	Timer 4 control bit	1	Operating		
10/40	W40 Timer 4 count source selection bit	0	XIN input		
VV40		1	Prescaler output (0	ORCLK) divided by 2	

	Timer control register W5		at	reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used		0 1	This bit has no fund	ction, but read/write is enabled.	
W52	Period measurement circuit control bit		0	Stop		
VV32	T office model official control by		1	Operating		
		W51	W50		Count source	
W51	Signal for period measurement selection	0	0	On-chip oscillator (f(RING/16))	
	bits	0	1	CNTR ₀ pin input		
W50	W50	1	0	INT0 pin input		
		1	1	Not available		

	Timer control register W6	at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A	
W63	CNTR1 pin input count edge selection bit	0	Falling edge			
1 *************************************	Civi Ki pin input count edge selection bit	1	Rising edge			
W62	W62 CNTDO sin insult accord adaptation bit	0	Falling edge			
VV02	CNTR0 pin input count edge selection bit	1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output aut	o-control circuit not selected		
****	selection bit	1	CNTR1 output aut	o-control circuit selected		
W60	W60 D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 ((input)		
*****	W60 D6/CN FRO piri furiction selection bit		CNTR0 (I/O) /D6 ((input)		



Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

	Serial I/O control register J1	at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A	
		J13	J12		Synchronous clock		
J13		0	0	Instruction clock (II	NSTCK) divided by 8		
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	NSTCK) divided by 4		
J12	J12	1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (Scr	(input)		
		J11	J1 0		Port function		
J11		0	0	P20, P21,P22 selected/SCK, SOUT, SIN not selected			
	J10 Serial I/O port function selection bits	0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected			
J10		1	0	SCK, P21, SIN selected/P20, SOUT, P22 not selected			
			1	SCK, SOUT, SIN sel	SCK, SOUT, SIN selected/P20, P21,P22 not selected		

	A/D control register Q1		at reset : 00002		t : 00002	at RAM back-up : state retained R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit				on mode	
	·	_	·	_	mode	
		Q12	Q11	Q10		Analog input pins
Q12		0	0	0	AIN0	
		0	0	1	AIN1	
	Analog input pin selection bits	0	1	0	AIN2	
Q11	Analog input pin selection bits	0	1	1	AIN3	
		1	0	0	AIN4	
		1	0	1	AIN5	
Q10		1	1	0	AIN6	<u> </u>
		1	1	1	AIN7	

	A/D control register Q2	at reset : 00002		at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0	P40, P41, P42, P43	3	
Q23	pin function selection bit	1	AIN4, AIN5, AIN6, AI	N7	
Q22	OCC DCC/Anna DCc/Anna rin function calcution hit	0	P62, P63		
Q22	P62/AIN2, P63/AIN3 pin function selection bit	1	AIN2, AIN3		
Q21	P61/AIN1 pin function selection bit	0	P61		
QZ1	POTAINT PITTUTCHOTT SELECTION DIC	1	AIN1		
Q20	Q20 P60/AIN0 pin function selection bit	0	P60		
Q20	Q20 P60/AINO pin function selection bit		AIN0		

	A/D control register Q3	at r		reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
_		0		Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit	1		On-chip oscillator (f(RING))		
		Q31	Q30		Division ratio	
Q31		0	0	Frequency divided	by 6	
	Q30 A/D converter operation clock division ratio selection bits	0	1	Frequency divided by 12		
Q30		1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	



	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A
I/Os	Pins P12 and P13 key-on wakeup	0 Key-on wakeup not		used	•
K03	control bit	1	Key-on wakeup use	ed	
K02	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used	
KU2	control bit	1	Key-on wakeup use	ed	
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used	
KU1	control bit	1	Key-on wakeup use	ed	
K0 0	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used	
KU0	control bit	1	Key-on wakeup use	ed	
Key-on wakeup control register K1		at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1/
K13	Ports P02 and P03 return condition selection	0	Return by level		•
K13	bit	1	Return by edge	N.A.	
K12	Ports P02 and P03 valid waveform/	0 Falling waveform/"L" level		" level	
K12	level selection bit	1	Rising waveform/"H	" level	
K11	Ports P01 and P00 return condition selection	0	Return by level		
K11	bit	1	Return by edge		
K1 0	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	." level	
K10	level selection bit	1	Rising waveform/"H	" level	
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2/
K23	INT1 pin return condition selection bit	0	Return by level		
NZ3	INT I pin return condition selection bit	1	Return by edge		
K22 INT1 pin key-on wakeup contro bit		0	Key-on wakeup not	used	
NZ2	INT1 pin key-on wakeup contro bit	1	Key-on wakeup use	ed	
K21	INTO pin return condition coloction bit	0	Return by level		
^ 21	INT0 pin return condition selection bit	1	Return by edge		
K20	INTO pin key on wakeup centre hit	0	Key-on wakeup not	used	
r\ZU	INT0 pin key-on wakeup contro bit	<u> 1</u>	Key-on wakeup use	ed	

	Pull-up control register PU0	at	reset : 00002	at RAM back-up : state retained	R/W TAPU0/ TPU0A	
DLIOs	P03 pin pull-up transistor	0	Pull-up transistor O	FF		
PU03	control bit	1	Pull-up transistor O	N		
PU02	P02 pin pull-up transistor	0	Pull-up transistor O	FF		
PU02	control bit	1	Pull-up transistor O	N		
DUO	P01 pin pull-up transistor	0	Pull-up transistor O	FF		
PU01	control bit	1	Pull-up transistor O	N		
DUOs	P0o pin pull-up transistor	0 Pull-up transistor		FF		
PU00	control bit	1	Pull-up transistor O	N		
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A	
PU13	P13 pin pull-up transistor	0	Pull-up transistor O	FF		
PU13	control bit	1	Pull-up transistor O	N		
DI IA-	P12 pin pull-up transistor	0	Pull-up transistor O	FF		
PU12	control bit	1	Pull-up transistor O	N		
DUIA	P11 pin pull-up transistor	0 Pull-up transisto		stor OFF		
PU11	control bit	1 Pull-up transistor		ansistor ON		
DUA	P10 pin pull-up transistor	0	Pull-up transistor O	FF		
PU10	control bit	1	Pull-up transistor O	N		



Por	t output structure control register FR0	at	reset : 00002	at RAM back-up : state retained	W TFR0A
ED0°	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output	
FR03	bit	1	CMOS output		
FR02	Ports P10, P11 output structure selection	0	N-channel open-dra	ain output	
FR02	bit	1	CMOS output		
FR01	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output	
FRU1	bit	1	CMOS output		
ED00	Ports P00, P01 output structure selection	0	N-channel open-dra	ain output	
FR00	bit	1	CMOS output		

Por	Port output structure control register FR1		reset : 00002	at RAM back-up : state retained	W TFR1A
ED40	Dant Do autout atmosting calcution hit	0	N-channel open-dra	ain output	
FK13	FR13 Port D3 output structure selection bit	1	CMOS output	34	
ED4e		0	N-channel open-dra	ain output	
FR12	Port D2 output structure selection bit	1	CMOS output		
ED4.	Bard Barada da	0	N-channel open-dra	ain <mark>output</mark>	
FR11	Port D1 output structure selection bit	1	CMOS output		
ED4°	FR10 Port Do output structure selection bit	0	N-channel open-dra	<mark>ain output</mark>	
FR10		1	CMOS output		

Por	t output structure control register FR2	at	reset : 00002 at RAM back-up : state retained W TFR2A
FR23	Dort D7/CNTD4 output atrusture coloction hit	0	N-channel open-drain output
FR23	Port D7/CNTR1 output structure selection bit	1	CMOS output
FR22	FDC D ID (OVER I I I I I I I I I I I I I I I I I I I	0	N-channel open-drain output
FR22	Port D6/CNTR0 output structure selection bit	1	CMOS output
ED0.	Down Do output atmost us calcution hit	0	N-channel open-drain output
FR21	Port D5 output structure selection bit	1	CMOS output
EDO-	Bard Barada da da salar da sa	0	N-channel open-drain output
FR20	Port D4 output structure selection bit	1	CMOS output

Por	t output structure control register FR3	at	reset : 00002	at RAM back-up : state retained	W TFR3A					
FR33	Dort DEs output atmesture coloction hit	0	N-channel open-dra	ain output						
FR33	Port P53 output structure selection bit	1	CMOS output							
ED20	Port P52 output structure selection bit	0	N-channel open-drain output							
FR32		1	CMOS output							
ED2.	Bart D5	0	N-channel open-drain output							
FR31	Port P51 output structure selection bit	1	CMOS output							
ED20	Dowt DEscription to the control of the	0	N-channel open-drain output							
FR30	Port P50 output structure selection bit	1	CMOS output							



INSTRUCTIONS

The 4519 Group has the 153 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Register A (4 bits)	Symbol	Contents	Symbol	Contents
B Register B (4 bits) T1 Timer 1				Prescaler
DR	В		T1	Timer 1
Register E (8 bits)				Timer 2
V1				
V2		,		
Interrupt control register I1 (4 bits)		, , ,		
Interrupt control register I2 (4 bits) MR Clock control register MR (4 bits) RG Clock control register PA (1 bit) PA Timer control register PA (1 bit) WF1 WF1 WF2 WT2 Timer control register PA (1 bit) WF3 WF3 WT4 Timer control register W2 (4 bits) WF3 WF4 WT5 Timer control register W2 (4 bits) WF5 WF6 WF7 Timer control register W2 (4 bits) WF7 WF7 WT8 WF8 WF8 WF8 WF8 WF9 WF9 WF9 WF				
MR Clock control register MR (4 bits) RG Clock control register RG (1 bit) NDF1 Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag External 0 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag External 0 interrupt request flag Watchdog timer flag External 0 interrupt request flag External 0 interrupt request flag Watchdog timer flag External 0 interrupt request flag External 0 interrupt request flag External 0 interrupt request flag Watchdog timer enable flag Interrupt request flag Interrupt request flag Watchdog timer enable flag Interrupt request flag Interrupt re				
RG Clock control register RG (1 bit) PA Timer control register PA (1 bit) WITHER CONTROL REGISTER PM (1 bits) WITHER CONTROL REGISTER PM (2 bits) WITHER CONTROL REGISTER PM (4 bits) POPONTE		, , ,		
Timer control register PA (1 bit) W1 Timer control register W2 (4 bits) W2 Timer control register W3 (4 bits) W3 Timer control register W3 (4 bits) W4 Timer control register W3 (4 bits) W5 Timer control register W4 (4 bits) W6 Timer control register W6 (4 bits) M7 Timer control register W6 (4 bits) M8 Timer control register W6 (4 bits) M9 Timer control register PU0 (4 bits) M9 Port P0 (4 bits) M9 Port P1 (4 bits) M9 Port P2 (3 bits) M9 Port P4 (4 bits) M9 Port P5 (4 bits) M9 Port P6 (4 bits) M1 Port output format control register FR1 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR1 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR2 (4 bits) M1 Port output format control register FR2 (4 bits) M2 Port P6 (4 bits) M3 Port P6 (4 bits) M4 Port P6 (4 bits) M6 Port P7 P6 (4 bits) M6 Port P6 (4 bits) M6 Port P7 P6 (4 bits) M7 Port P7 P6 (4 bits) M8 Port P6 (4 bits) M8 Por		, ,		, ,
W1 Timer control register W1 (4 bits) W2 Timer control register W3 (4 bits) W3 Timer control register W3 (4 bits) W4 Timer control register W3 (4 bits) W5 Timer control register W4 (4 bits) W6 Timer control register W6 (4 bits) W7 Serial I/O control register W1 (4 bits) W8 SiOF Serial I/O control register W1 (4 bits) W9 Power down flag W1 A/D control register W1 (4 bits) W1 A/D control register W1 (4 bits) W2 A/D control register Q2 (4 bits) W3 A/D control register Q2 (4 bits) W4 Port P0 (4 bits) W6 Port P0 (4 bits) W6 Port P1 (4 bits) W6 Port P1 (4 bits) W6 Port P2 (3 bits) W6 Port P3 (4 bits) W6 Port P4 (4 bits) W6 Port P5 (4 bits) W6 Port P5 (4 bits) W6 Port P6 (4 bits) W6 Port P6 (4 bits) W6 Port P6 (4 bits) W6 Rey-on wakeup control register F81 (4 bits) W7 Register Y (4 bits) W8 Register Y (4 bits) W6 Register Y (4 bits) W7 Register Y (4 bits) W8 Port P6 (4 bits) W6 Register Y (4 bits) W7 Register Y (4 bits) W8 Register Y (4 bits) W7 Register Y (4 bits) W8 Register Y (4 bits) W9 Port P6 (4 bits) W1 Hexadecimal variable W1 Hexadecimal vari		1		
W2				
W3				
W4 Timer control register W4 (4 bits) W5 Timer control register W5 (4 bits) W6 Timer control register W6 (4 bits) Serial I/O control register W6 (4 bits) J1 Serial I/O control register J1 (4 bits) Q1 A/D control register Q2 (4 bits) Q2 A/D control register Q2 (4 bits) Q3 A/D control register Q2 (4 bits) P0 Port P0 (4 bits) P1 Port P1 (4 bits) P2 Port P2 (4 bits) P3 Port P3 (4 bits) P4 Port P3 (4 bits) P5 Port P4 (4 bits) P6 Port P5 (4 bits) P7 Port P6 (4 bits) P8 Port P6 (4 bits) P9 Port P6 (4 bits) P1 Port P6 (4 bits)		, ,		
W5 Timer control register W5 (4 bits) W6 Timer control register W6 (4 bits) Serial I/O control register J1 (4 bits) Q1 A/D control register Q2 (4 bits) Q2 A/D control register Q2 (4 bits) Q3 A/D control register Q2 (4 bits) P1 Port P0 (4 bits) P2 Port P1 (4 bits) P1 Port P1 (4 bits) P2 Port P2 (3 bits) P3 Port P3 (4 bits) P4 Port P4 (4 bits) P5 Port P5 (4 bits) P6 Port P6 (4 bits) P7 Port P7 (4 bits) P8 Port P7 (4 bits) P9 Port P9 (4 bits) P1 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (3 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P3 Port P9 (4 bits) P4 Port P9 (4 bits) P5 Port P5 (4 bits) P6 Port P6 (4 bits) P7 Port P9 (4 bits) P7 Port P9 (4 bits) P8 Port P9 (3 bits) P9 Port P9 (4 bits) P9 Port P9 (4 bits) P1 Port P9 (4 bits) P1 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P1 (4 bits) P2 Port P9 (4 bits) P2 Port P9 (4 bits) P1 Port P1 (4 bits) P2 Port P9 (4 bits) P1 Port P1 (4 bits) P2 Port P9 (4 bits) P1 Port P1 (4 bits) P2 Port P9 (4 bits) P1 Port P1 (4 bits) P2 Port P1 (4 bits) P2 Port P1 (4 bits) P2 Port P1 (4 bits) P3 Port P1 (4 bits) P4 Port P1 (4 bits) P5 Port P5 (4 bits) P6 Port P1 (4 bits) P		, ,		
Timer control register W6 (4 bits) J1 Serial I/O control register J1 (4 bits) Q2 A/D control register Q2 (4 bits) Q3 A/D control register Q2 (4 bits) P0 Port P0 (8 bits) Q3 A/D control register Q2 (4 bits) P1 Port P1 (4 bits) P2 Port P2 (3 bits) P2 Port P3 (4 bits) P3 Port P4 (4 bits) P4 Port P5 (4 bits) P5 Port P6 (4 bits) P6 Port P6 (4 bits) P7 Port P7 (4 bits) P8 Port P7 (4 bits) P9 Port P7 (4 bits) P9 Port P7 (4 bits) P1 Port P7 (4 bits) P1 Port P7 (4 bits) P2 Port P3 (4 bits) P2 Port P3 (4 bits) P3 Port P3 (4 bits) P6 Port P6 (4 bits) P7 Port P6 (4 bits) P7 Port P6 (4 bits) P8 Port P6 (4 bits) P9 Port P6 (4 bits) P1 Port P1 Port P6 (4 bits) P1 Port				
J1 Serial I/O control register J1 (4 bits) D Port D (8 bits) Q1 A/D control register Q2 (4 bits) P0 Port P0 (4 bits) Q2 A/D control register Q2 (4 bits) P0 Port P0 (4 bits) Q3 A/D control register Q3 (4 bits) P1 Port P1 (4 bits) PU0 Pull-up control register PU0 (4 bits) P2 Port P2 (3 bits) PU1 Pull-up control register FR1 (4 bits) P3 Port P3 (4 bits) FR0 Port output format control register FR2 (4 bits) P4 Port P4 (4 bits) FR1 Port output format control register FR2 (4 bits) P5 Port P5 (4 bits) FR2 Port output format control register FR2 (4 bits) P6 Port P6 (4 bits) FR3 Port output format control register FR2 (4 bits) P6 Port P6 (4 bits) K0 Key-on wakeup control register FR2 (4 bits) X Hexadecimal variable K1 Key-on wakeup control register K2 (4 bits) X Hexadecimal variable K2 Key-on wakeup control register K2 (4 bits) Z Hexadecimal variable K3 Register X (4 bits) D P Hexadecimal variable				
Q1 A/D control register Q1 (4 bits) Q2 A/D control register Q2 (4 bits) P1 Port P0 (4 bits) P2 Port P1 (4 bits) P3 Port P2 (3 bits) P4 Port P3 (4 bits) P5 Port P4 (4 bits) P6 Port P5 (4 bits) P7 Port P6 (4 bits) P8 Port P1 (4 bits) P9 Port P1 (4 bits) P9 Port P2 (3 bits) P9 Port P3 (4 bits) P9 Port P4 (4 bits) P9 Port P4 (4 bits) P9 Port P5 (4 bits) P9 Port P5 (4 bits) P9 Port P5 (4 bits) P9 Port P6 (4 bits) P9 Port P6 (4 bits) P9 Port P7 (4 bits) P9 Port P7 (4 bits) P9 Port P7 (4 bits) P9 Port P8 (4 bits) P9 Port P9 (4			SIOF	Senai i/O italisinii/receive completion llag
Q2 A/D control register Q2 (4 bits) Q3 A/D control register Q3 (4 bits) PU0 Pull-up control register PU0 (4 bits) PU1 Pull-up control register PU0 (4 bits) PU1 Pull-up control register PU1 (4 bits) PO2 Port P2 (3 bits) PO3 Port P3 (4 bits) PO4 Port P4 (4 bits) PO5 Port output format control register FR0 (4 bits) PO6 Port output format control register FR1 (4 bits) PO7 PO7 PO7		. ,		Port D (9 bito)
Q3 A/D control register Q3 (4 bits) P1 Port P1 (4 bits) PU0 Pull-up control register PU0 (4 bits) P2 Port P2 (3 bits) PU1 Pull-up control register PU1 (4 bits) P3 Port P3 (4 bits) FR0 Port output format control register FR0 (4 bits) P4 Port P4 (4 bits) FR1 Port output format control register FR1 (4 bits) P5 Port P5 (4 bits) FR2 Port output format control register FR2 (4 bits) P6 Port P5 (4 bits) FR3 Port output format control register FR3 (4 bits) P6 Port P6 (4 bits) FR3 Port output format control register K2 (4 bits) P6 Port P6 (4 bits) FR3 Port output format control register K3 (4 bits) K6y-on wakeup control register K4 (4 bits) X Hexadecimal variable K1 Key-on wakeup control register K2 (4 bits) X Hexadecimal variable K2 Key-on wakeup control register K2 (4 bits) X Hexadecimal variable K2 Key-on wakeup control register K2 (4 bits) X Hexadecimal variable K2 Key-on wakeup control register K2 (4 bits) X Hexadecimal variable K2 Register Y (4 bits) D Hexadecimal constant K2 Register Y (4 bits) D Hexadecimal constant K8 Register Y (4 bits) D Hexadecimal constant K9 Consists of registers X, Y, and Z) A3A2A1A0 Binary notation of hexadecimal variable A (same for others) PC Program counter (14 bits) P Data exchange between a register and memory of the program counter FR2 Contents of register (8 bits) P Decision of state shown before "?" CY Carry flag C Contents of registers and memories RPS Prescaler reload register (8 bits) M(DP) RAM address pointed by the data pointer RPS Timer 1 reload register (8 bits) P, a Label indicating address a6 a5 a4 a3 a2 a1 a0 FR4 Timer 4 reload register (8 bits) Timer 4 reload regist		. , ,		, ,
PU0 Pull-up control register PU0 (4 bits) PU1 Pull-up control register PU1 (4 bits) FR0 Port output format control register FR0 (4 bits) PR1 Port output format control register FR1 (4 bits) FR2 Port output format control register FR2 (4 bits) FR3 Port output format control register FR3 (4 bits) FR3 Port output format control register FR3 (4 bits) K0 Key-on wakeup control register K0 (4 bits) K1 Key-on wakeup control register K1 (4 bits) K2 Key-on wakeup control register K2 (4 bits) X Register X (4 bits) Y Register X (4 bits) P Hexadecimal variable X Register X (4 bits) P Hexadecimal variable X Register X (4 bits) P Hexadecimal variable N Hexadecimal variable N Hexadecimal variable N Hexadecimal constant D Hexadecimal consta		· , ,		
PU1 Pull-up control register PU1 (4 bits) FR0 Port output format control register FR0 (4 bits) FR1 Port output format control register FR1 (4 bits) FR2 Port output format control register FR2 (4 bits) FR3 Port output format control register FR2 (4 bits) FR3 Port output format control register FR3 (4 bits) K0 Key-on wakeup control register FR3 (4 bits) K1 Key-on wakeup control register K0 (4 bits) K2 Key-on wakeup control register K1 (4 bits) K3 Register X (4 bits) K4 Register X (4 bits) K5 Register X (4 bits) K6 Register X (4 bits) K7 Register X (4 bits) K8 Register X (4 bits) K9 Hexadecimal variable K1 Hexadecimal constant K1 Hexadecimal constant K1 Hexadecimal constant K1 Hexadecimal constant K1 Hexadecimal variable K2 Register X (4 bits) K3 Hexadecimal variable K1 Hexadecimal variable K2 Register X (4 bits) K3 Hexadecimal variable K1 Hexadecimal variable K2 Register X (4 bits) K3 Hexadecimal variable K1 Hexadecimal variable K2 Register X (4 bits) K3 Hexadecimal variable K4 Register X (4 bits) K5 Hexadecimal variable K6 Register X (4 bits) K6 Register X (4 bits) K6 Hexadecimal variable K6 Register X (4 bits) K6 Hexadecimal variable K6 Register X (4 bits) K6 Register X (4 bits) K6 Register X (4 bits) K7 Register X (5 bits) K6 Register X (4 bits) K7 Register X (5 bits) K7 Regis		• , ,		
FR0 Port output format control register FR0 (4 bits) FR1 Port output format control register FR1 (4 bits) FR2 Port output format control register FR2 (4 bits) FR3 Port output format control register FR2 (4 bits) FR3 Port output format control register FR3 (4 bits) K0 Key-on wakeup control register FR3 (4 bits) K1 Key-on wakeup control register K1 (4 bits) K2 Key-on wakeup control register K2 (4 bits) K2 Key-on wakeup control register K2 (4 bits) K3 Register X (4 bits) K4 Register Y (4 bits) K5 Register Y (4 bits) K6 Register Y (4 bits) K7 Register Y (4 bits) K8 Register Y (4 bits) K9 Hexadecimal variable K1 Hexadecimal constant K1 Hexadecimal constant K1 Hexadecimal constant K1 R1 Finer 1 reload register (8 bits) K1 Hexadecimal constant K1 Timer 1 reload register (8 bits) K1 Hexadecimal variable K1 R2 Register R2 (4 bits) K2 Hexadecimal variable K2 Hexadecimal variable K2 Hexadecimal variable K3 Hexadecimal variable K4 Hexadecimal variable K5 Hexadecimal variable K6 Hexadecimal variable K7 Hexadecimal variable K8 Hexadecimal variable K9 Hexadecimal variable				
FR1 Port output format control register FR1 (4 bits) FR2 Port output format control register FR2 (4 bits) FR3 Port output format control register FR3 (4 bits) K0 Key-on wakeup control register K0 (4 bits) K1 Key-on wakeup control register K1 (4 bits) K2 Key-on wakeup control register K1 (4 bits) X Register X (4 bits) Y Register X (4 bits) P Hexadecimal variable X Register X (4 bits) P Hexadecimal variable N H		, , ,		, ,
FR2 Port output format control register FR2 (4 bits) FR3 Port output format control register FR3 (4 bits) K0 Key-on wakeup control register K0 (4 bits) K1 Key-on wakeup control register K1 (4 bits) K2 Key-on wakeup control register K2 (4 bits) X Register X (4 bits) Y Register Y (4 bits) Z Register Y (4 bits) DP Data pointer (10 bits) (It consists of registers X, Y, and Z) PCH High-order 7 bits of program counter SK Stack register (14 bits X 8) SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R1 Timer 2 reload register (8 bits) R1 Timer 4 reload register (8 bits) R2 In proceeding the tables of the tables and the tables of				, ,
FR3				, ,
K0 Key-on wakeup control register K0 (4 bits) x Hexadecimal variable K1 Key-on wakeup control register K1 (4 bits) y Hexadecimal variable K2 Key-on wakeup control register K2 (4 bits) z Hexadecimal variable X Register X (4 bits) p Hexadecimal variable Y Register Y (4 bits) n Hexadecimal variable Z Register Z (2 bits) i Hexadecimal variable DP Data pointer (10 bits) j Hexadecimal constant (It consists of registers X, Y, and Z) A3A2A1A0 Binary notation of hexadecimal variable A PC Program counter (14 bits) (same for others) PCH High-order 7 bits of program counter ← Direction of data movement SK Stack register (14 bits X 8) ← Data exchange between a register and memor SP Stack pointer (3 bits) ? Contents of registers and memories SP Prescaler reload register (8 bits) — Negate, Flag unchanged after executing instruct R1 Timer 1 reload register (8 bits) M(DP) RAM address pointed by the data pointer R2 Timer 2 relo		. , ,	P6	Port P6 (4 bits)
K1 Key-on wakeup control register K1 (4 bits) K2 Key-on wakeup control register K2 (4 bits) X Register X (4 bits) Y Register Y (4 bits) P Register Z (2 bits) DP Data pointer (10 bits) (It consists of registers X, Y, and Z) PC PCH High-order 7 bits of program counter PCL Low-order 7 bits of program counter SK Stack register (14 bits X 8) SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R1 Timer 3 reload register (8 bits) R1 Timer 4 reload register (8 bits) R2 Timer 4 reload register (8 bits) R3 Timer 4 reload register (8 bits) R4 Timer 4 reload register (8 bits) R5 Hexadecimal variable R4 Hexa				Have de Paral va Pakla
K2 Key-on wakeup control register K2 (4 bits) z Hexadecimal variable X Register X (4 bits) p Hexadecimal variable Y Register Y (4 bits) n Hexadecimal constant Z Register Z (2 bits) i Hexadecimal constant DP Data pointer (10 bits) j Hexadecimal constant (It consists of registers X, Y, and Z) A3A2A1A0 Binary notation of hexadecimal variable A PC Program counter (14 bits) (same for others) PCH High-order 7 bits of program counter ← Direction of data movement SK Stack register (14 bits X 8) ← Data exchange between a register and memory SP Stack pointer (3 bits) ? Decision of state shown before "?" CY Carry flag () Contents of registers and memories RPS Prescaler reload register (8 bits) — Negate, Flag unchanged after executing instruct R1 Timer 1 reload register (8 bits) m Label indicating address a6 a5 a4 a3 a2 a1 a0 R3 Timer 3 reload register (8 bits) p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 In page p5 p4 p3 p2 p1 p0				
X Register X (4 bits) p Hexadecimal variable Y Register Y (4 bits) i Hexadecimal constant Z Register Z (2 bits) i Hexadecimal constant DP Data pointer (10 bits) j Hexadecimal constant (It consists of registers X, Y, and Z) A3A2A1A0 Binary notation of hexadecimal variable A PC Program counter (14 bits) (same for others) PCH High-order 7 bits of program counter ← Direction of data movement SK Stack register (14 bits X 8) ← Data exchange between a register and memorics SP Stack pointer (3 bits) ? Decision of state shown before "?" CY Carry flag () Contents of registers and memories RPS Prescaler reload register (8 bits) — Negate, Flag unchanged after executing instruct R1 Timer 1 reload register (8 bits) m M(DP) RAM address pointed by the data pointer R2 Timer 2 reload register (8 bits) a Label indicating address a6 a5 a4 a3 a2 a1 a0 R3 Timer 3 reload register (8 bits) p, a Label indicating address a6 a5 a4 a3 a2 a1 a0			1.	
Y Register Y (4 bits) n Hexadecimal constant Z Register Z (2 bits) i Hexadecimal constant DP Data pointer (10 bits) j Hexadecimal constant (It consists of registers X, Y, and Z) A3A2A1A0 Binary notation of hexadecimal variable A PC Program counter (14 bits) (same for others) PCH High-order 7 bits of program counter ← Direction of data movement SK Stack register (14 bits X 8) ← Data exchange between a register and memory SP Stack pointer (3 bits) ? Decision of state shown before "?" CY Carry flag () Contents of registers and memories RPS Prescaler reload register (8 bits) — Negate, Flag unchanged after executing instruct R1 Timer 1 reload register (8 bits) M(DP) RAM address pointed by the data pointer R2 Timer 2 reload register (8 bits) a Label indicating address a6 a5 a4 a3 a2 a1 a0 R3 Timer 3 reload register (8 bits) p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 In page p5 p4 p3 p2 p1 p0 in page p5 p4 p3 p2 p1 p0				
ZRegister Z (2 bits)iHexadecimal constantDPData pointer (10 bits)jHexadecimal constant(It consists of registers X, Y, and Z)A3A2A1A0Binary notation of hexadecimal variable APCProgram counter (14 bits)(same for others)PCHHigh-order 7 bits of program counter→Direction of data movementSKStack register (14 bits X 8)→Data exchange between a register and memorySPStack pointer (3 bits)?Decision of state shown before "?"CYCarry flag()Contents of registers and memoriesRPSPrescaler reload register (8 bits)—Negate, Flag unchanged after executing instructR1Timer 1 reload register (8 bits)M(DP)RAM address pointed by the data pointerR2Timer 2 reload register (8 bits)aLabel indicating address a6 a5 a4 a3 a2 a1 a0R3Timer 3 reload register (8 bits)p, aLabel indicating address a6 a5 a4 a3 a2 a1 a0R4LTimer 4 reload register (8 bits)p, aLabel indicating address a6 a5 a4 a3 a2 a1 a0		•	-	
DP Data pointer (10 bits) (It consists of registers X, Y, and Z) PC Program counter (14 bits) PCH High-order 7 bits of program counter PCL Low-order 7 bits of program counter SK Stack register (14 bits X 8) SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) PC Program counter (14 bits X 8) Jaac Pata A3A2A1A0 Binary notation of hexadecimal variable A (same for others) Direction of data movement Direction of data movement Data exchange between a register and memory (1) Contents of registers and memories Negate, Flag unchanged after executing instruct M(DP) RAM address pointed by the data pointer Ram Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0		, ,	n	
Contents of register (8 bits) Contents of register (8 bit		, ,	I!	
PC Program counter (14 bits) PCH High-order 7 bits of program counter PCL Low-order 7 bits of program counter SK Stack register (14 bits X 8) SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R2 Timer 2 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) R5 (same for others) (purction of data movement Data exchange between a register and memory (purction of data movement (purction of data move	I DP	, ,	J	
PCH High-order 7 bits of program counter PCL Low-order 7 bits of program counter SK Stack register (14 bits X 8) SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R2 Timer 2 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) R4L Timer 4 reload register (8 bits) Pirection of data movement Data exchange between a register and memory CO Decision of state shown before "?" () Contents of registers and memories Negate, Flag unchanged after executing instruct M(DP) RAM address pointed by the data pointer Label indicating address a6 a5 a4 a3 a2 a1 a0 p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0		1 '	A3A2A1A0	-
PCL Low-order 7 bits of program counter SK Stack register (14 bits × 8) SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R2 Timer 2 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) C→ Data exchange between a register and memore Poecision of state shown before "?" () Contents of registers and memories Negate, Flag unchanged after executing instruct M(DP) RAM address pointed by the data pointer Label indicating address a6 a5 a4 a3 a2 a1 a0 p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0		, ,		(same for others)
SK Stack register (14 bits X 8)		, ,		
SP Stack pointer (3 bits) CY Carry flag RPS Prescaler reload register (8 bits) R1 Timer 1 reload register (8 bits) R2 Timer 2 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) R9 Decision of state shown before "?" () Contents of registers and memories Negate, Flag unchanged after executing instruct M(DP) RAM address pointed by the data pointer a Label indicating address a6 a5 a4 a3 a2 a1 a0 p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0		, ,		
CYCarry flag()Contents of registers and memoriesRPSPrescaler reload register (8 bits)—Negate, Flag unchanged after executing instructR1Timer 1 reload register (8 bits)M(DP)RAM address pointed by the data pointerR2Timer 2 reload register (8 bits)aLabel indicating address a6 a5 a4 a3 a2 a1 a0R3Timer 3 reload register (8 bits)p, aLabel indicating address a6 a5 a4 a3 a2 a1 a0R4LTimer 4 reload register (8 bits)in page p5 p4 p3 p2 p1 p0		, , , ,		,
RPS Prescaler reload register (8 bits) — Negate, Flag unchanged after executing instruct M(DP) RAM address pointed by the data pointer R2 Timer 2 reload register (8 bits) a Label indicating address a6 a5 a4 a3 a2 a1 a0 R3 Timer 3 reload register (8 bits) p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 R4L Timer 4 reload register (8 bits) in page p5 p4 p3 p2 p1 p0		. ,	[?]	
R1 Timer 1 reload register (8 bits) R2 Timer 2 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) M(DP) RAM address pointed by the data pointer Label indicating address a6 a5 a4 a3 a2 a1 a0 Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0		1 7 9	()	_
R2 Timer 2 reload register (8 bits) R3 Timer 3 reload register (8 bits) R4L Timer 4 reload register (8 bits) a Label indicating address a6 a5 a4 a3 a2 a1 a0 p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0		, ,	<u> -</u>	
R3 Timer 3 reload register (8 bits) p, a Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0			M(DP)	
R4L Timer 4 reload register (8 bits) in page p5 p4 p3 p2 p1 p0		, ,		_
			p, a	
R4H Timer 4 reload register (8 bits) C Hex. C + Hex. number x				
I	R4H	Timer 4 reload register (8 bits)	Ç	Hex. C + Hex. number x
			×	
			<u> </u>	

Note: Some instructions of the 4519 Group has the skip function to unexecute the next described instruction. The 4519 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



	(LIST O	F INSTRUCTION FUNCTION				
Group- ing	Mnemonic	Function		Group- ing	Mnemonic	Function
	TAB	(A) ← (B)			XAMI j	$(A) \leftarrow \rightarrow (M(DP))$
				fer		$(X) \leftarrow (X)EXOR(j)$
	TBA	(B) ← (A)		ans		j = 0 to 15
				er tr		(Y) ← (Y) + 1
	TAY	$(A) \leftarrow (Y)$		jiste		
				e e	TMA j	$(M(DP)) \leftarrow (A)$
	TYA	$(Y) \leftarrow (A)$		RAM to register transfer		$(X) \leftarrow (X)EXOR(j)$
				RA		j = 0 to 15
١.	TEAB	(E7–E4) ← (B)				
Register to register transfer		(E3–E0) ← (A)			LA n	(A) ← n
tran	TADE	(D) ((F7 F4)				n = 0 to 15
ter t	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$			TADD :-	(00) (00) . 4
gis		(A) ← (L3−L0)			TABP p	$(SP) \leftarrow (SP) + 1$
o re	TDA	(DR2–DR0) ← (A2–A0)				$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$
ler t		(51/2 51/0) (7/2 7/0)				$(PCL) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$
gis	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$				$(DR2) \leftarrow (DR2-DR0, A3-A0)$
Re		$(A3) \leftarrow 0$				$(DR1, DR0) \leftarrow (ROM(PC))9, 8$
						$(B) \leftarrow (ROM(PC))7-4$
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$				$(A) \leftarrow (ROM(PC))_{3-0}$
		$(A3, A2) \leftarrow 0$	_			(PC) ← (SK(SP))
			£			(SP) ← (SP) – 1
	TAX	$(A) \leftarrow (X)$	7			
				-	AM	$(A) \leftarrow (A) + (M(DP))$
	TASP $(A_2-A_0) \leftarrow (SP_2-SP_0)$					
		(A ₃) ← 0		Ę	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$
	1.307	(1)		Arithmetic operation		(CY) ← Carry
	LXY x, y	$(X) \leftarrow X X = 0 \text{ to } 15$		ber		(4)
Se		$(Y) \leftarrow y \ y = 0 \text{ to } 15$		li G	A n	$(A) \leftarrow (A) + n$
)SSE	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$		me		n = 0 to 15
RAM addresses	LZ Z	$(2) \leftarrow 22 = 0.03$		rith	AND	(A) (A) AND (M(DD))
a Z	INY	$(Y) \leftarrow (Y) + 1$			AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$
RAI		(., . (.,			OR	$(A) \leftarrow (A) \ OR \ (M(DP))$
	DEY	$(Y) \leftarrow (Y) - 1$				
		,			sc	(CY) ← 1
	ТАМ ј	$(A) \leftarrow (M(DP))$				` ´
		$(X) \leftarrow (X)EXOR(j)$			RC	(CY) ← 0
F		j = 0 to 15				
nsfe					SZC	(CY) = 0 ?
tra	XAM j	$(A) \leftarrow \rightarrow (M(DP))$				_
ster		$(X) \leftarrow (X)EXOR(j)$			CMA	$(A) \leftarrow (\overline{A})$
regi		j = 0 to 15				
RAM to register transfer	VANAD .	(A) ((M/DD))			RAR	→CY → A3A2A1A0
YAM.	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$				
<u> (r</u>		$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15				
		$ Y = 0 \text{ to } 13$ $ Y \leftarrow Y - 1$				

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8.

Group- ing	Mnemonic	Function		Group- ing	Mnemonic	Function
3	SB j	(Mj(DP)) ← 1			DI	(INTE) ← 0
l u		j = 0 to 3			EI	(INTE) ← 1
Bit operation	RB j	$(Mj(DP)) \leftarrow 0$				
t ope		j = 0 to 3			SNZ0	V10 = 0: (EXF0) = 1 ?
<u>B</u>	SZB j	(Mj(DP)) = 0 ?				After skipping, (EXF0) \leftarrow 0 V10 = 1: NOP
	,	j = 0 to 3				
_	CEAN	(A) (A4(DD)) 2			SNZ1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) \leftarrow 0
Comparison operation	SEAM	(A) = (M(DP))?				V11 = 1: NOP
omparisor	SEA n	(A) = n ?			0.1710	
ان °		n = 0 to 15			SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?
	Ва	(PCL) ← a6–a0		io		112 = 0 : (1110) = E :
ion				erat	SNZI1	I22 = 1 : (INT1) = "H" ?
oerat	BL p, a	(PCH) ← p (PCL) ← a6–a0		pt op		I22 = 0 : (INT1) = "L" ?
Branch operation		(1 CL) ← a0 a0		Interrupt operation	TAV1	(A) ← (V1)
Bran	BLA p	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$		드	TV1A	()(4)
		$(PGL) \leftarrow (DR2-DR0, A3-A0)$			IVIA	$(V1) \leftarrow (A)$
	ВМ а	(SP) ← (SP) + 1			TAV2	(A) ← (V2)
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$			TV2A	(V2) ← (A)
		(PCL) ← a6–a0				
Subroutine operation	BML p, a	(SP) ← (SP) + 1			TAI1	$(A) \leftarrow (I1)$
opera	BIVIL P, a	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$			TI1A	$(I1) \leftarrow (A)$
tine (TA10	(4)
brou		(PCL) ← a6 <mark>-a</mark> 0			TAI2	$(A) \leftarrow (I2)$
Su	BMLA p	(SP) ← (<mark>SP) + 1</mark>			TI2A	(I2) ← (A)
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$			TPAA	(PA ₀) ← (A ₀)
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$				
	RTI	$(PC) \leftarrow (SK(SP))$			TAW1	(A) ← (W1)
	KII	$(SP) \leftarrow (SR) - 1$			TW1A	(W1) ← (A)
	RT	$(PC) \leftarrow (SK(SP))$		tion	TAW2	(A) ← (W2)
_		$(SP) \leftarrow (SP) - 1$		Timer operation		
ratior	RTS	$(PC) \leftarrow (SK(SP))$		ner c	TW2A	(W2) ← (A)
Return operation		$(SP) \leftarrow (SR) - 1$		<u> </u> =	TAW3	(A) ← (W3)
\eturi					TW3A	(W3) ← (A)
œ						\(\frac{1}{2}\)
<u></u>	0 to 47 for M3				<u> </u>	l .

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.

Group- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
	TAW4	(A) ← (W4)		T4HAB	(R4H7–R4H4) ← (B)
					(R4H3–R4H0) ← (A)
	TW4A	(W4) ← (A)			
				TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)
	TAW5	$(A) \leftarrow (W5)$			
				TR3AB	(R37–R34) ← (B) (R33–R30) ← (A)
	TW5A	(W5) ← (A)			
				T4R4L	(T47−T44) ← (R4L7−R4L4)
	TAW6	(A) ← (W6)			
			_	SNZT1	V12 = 0: (T1F) = 1 ?
	TW6A	(W6) ← (A)	Timer operation		After skipping, (T1F) \leftarrow 0
	TABBO	(D) (TD0 TD0.)	bec		V12 = 1: NOP
	TABPS	$(B) \leftarrow (TPS7 - TPS4)$	0 70	CNIZTO	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
		$(A) \leftarrow (TPS3-TPS0)$	عّز	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0
	TDOAD	(DD0- DD0.)\ (D)		4	V13 = 1: NOP
	TPSAB	$(RPS7-RPS4) \leftarrow (B)$			V 13 = 1. NOP
		$(TPS7-TPS4) \leftarrow (B)$		SNZT3	V20 = 0: (T3F) = 1 ?
		$(RPS3-RPS0) \leftarrow (A)$		SINZIS	After skipping, $(T3F) \leftarrow 0$
		$(TPS3-TPS0) \leftarrow (A)$			V20 = 1: NOP
	TAB1	(B) ← (T17–T14)			20 - 1. 1101
	IADI	$(A) \leftarrow (T17-T14)$ $(A) \leftarrow (T13-T10)$		SNZT4	V21 = 0: (T4F) = 1 ?
		(A) (- (113-110)			After skipping, (T4F) ← 0
<u>_</u>	T1AB	(R17–R14) ← (B)			V21 = 1: NOP
atic		(T17–T14) ← (B)			
per		(R13–R10) ← (A)		IAP0	(A) ← (P0)
Timer operation		(T13–T10) ← (A)			
Ë				OP0A	(P0) ← (A)
·	TAB2	(B) ← (T27–T24)			
		(A) ← (T23–T20)		IAP1	(A) ← (P1)
	T2AB	(R27–R24) ← (B)		OP1A	(P1) ← (A)
		$(T27-T24) \leftarrow (B)$		IA DO	(Aa Aa) . (Baa Baa) (Aa)
		(R23–R20) ← (A)		IAP2	$(A2-A0) \leftarrow (P22-P20) (A3) \leftarrow 0$
		$(T23-T20) \leftarrow (A)$	_ <u>_</u>	OP2A	$(P22-P20) \leftarrow (A2-A0)$
			atic	OI ZA	(1 22 1 20) (- (A2 A0)
	TAB3	$(B) \leftarrow (T37 - T34)$	Input/Output operation	IAP3	(A) ← (P3)
		(A) ← (T33–T30)) to		
	TOAD	(D0- D0) (D)	l dtp	ОР3А	(P3) ← (A)
	T3AB	$(R37-R34) \leftarrow (B)$	nt/C		
		$(T37-T34) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$	<u>d</u>	IAP4	(A) ← (P4)
		$(K33-K30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$			
		$(133-130) \leftarrow (A)$		OP4A	(P4) ← (A)
	TAB4	(B) ← (T47–T44)			
	,,,,,,,,	$(A) \leftarrow (T47 - T44)$ $(A) \leftarrow (T43 - T40)$		IAP5	(A) ← (P5)
		(, , (, , , , , , , , , , , , , , , ,			
	T4AB	(R4L7–R4L4) ← (B)		OP5A	(P5) ← (A)
		$(T47-T44) \leftarrow (B)$			(4) (50)
		(R4L3–R4L0) ← (A)		IAP6	(A) ← (P6)
		(T43–T40) ← (A)		ODGA	(DC) (A)
		, , ,		OP6A	(P6) ← (A)

Group- ing	Mnemonic	Function		Group- ing	Mnemonic	Function
	CLD	(D) ← 1			TABSI	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$
	RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7			TSIAB	$(S17-S14) \leftarrow (B) (S13-S10) \leftarrow (A)$
	SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7		Serial I/O operation	SNZSI	(SIOF) ← 0 Serial I/O starting V23=0: (SIOF)=1?
	SZD	(D(Y)) = 0? (Y) = 0 to 7		Serial I/		After skipping, (SIOF) \leftarrow 0 V23=1: NOP
	TAPU0	(A) ← (PU0)			TAJ1	$(A) \leftarrow (J1)$
	TPU0A	(PU0) ← (A)			TJ1A	(J1) ← (A)
	TAPU1	(A) ← (PU1)			TABAD	In A/D conversion mode , (B) ← (AD9–AD6)
on	TPU1A	(PU1) ← (A)				(A) ← (AD5–AD2) In comparator mode,
operati	TAK0	$(A) \leftarrow (K0)$		O		$(B) \leftarrow (AD7-AD4)$ $(A) \leftarrow (AD3-AD0)$
Input/Output operation	TK0A	(K0) ← (A)	4		TALA	$(A3, A2) \leftarrow (AD1, AD0)$
nput/O	TAK1	(A) ← (K1)		•	I ALA	$(A_1, A_0) \leftarrow 0$
_	TK1A	(K1) ← (A)			TADAB	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
	TAK2	(A) ← (K2)			ADST	(ADF) ← 0
	TK2A	(K2) ← (A)		ration		A/D conversion starting
	TFR0A	(FR0) ← (A)		A/D operation	SNZAD	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0
	TFR1A	(FR1) ← (A)		₹		V21=1: NOP
	TFR2A	(FR2) ← (A)			TAQ1	(A) ← (Q1)
	TFR3A	(FR3) ← (A)			TQ1A	(Q1) ← (A)
	CMCK	Ceramic resonator selected			TAQ2	(A) ← (Q2)
	CRCK	RC oscillator selected			TQ2A	(Q2) ← (A)
ration	СҮСК	Quartz-crystal oscillator selected			TAQ3	(A) ← (Q3)
Clock operation	TRGA	$(RG_0) \leftarrow (A_0)$			TQ3A	(Q3) ← (A)
Ö	TAMR	$(A) \leftarrow (MR)$				
	TMRA	$(MR) \leftarrow (A)$				

	C LIOT O									
Group- ing	Mnemonic	Function								
	NOP	(PC) ← (PC) + 1								
	POF	Transition to RAM back-up mode								
	EPOF	POF instruction valid								
eration	SNZP	(P) = 1 ?								
Other operation	DWDT	Stop of watchdog timer function enabled								
ō	WRST	(WDF1) = 1 ? After skipping, (WDF1) \leftarrow 0								
	SRST	System reset occurrence								

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n											T			EL 01:	
Instruction code	D9 0 0	1 1	0	n r	ı n	D ₀	1	0	6	_	Number of words	f Number cycle		Flag CY	Skip condition
		_ ' '	101	n r		n	2	U	0	n16	1	1		_	Overflow = 0
Operation:	(A) ← (A) +	 n									Grouping:	Arithm	etic	operation	
	n = 0 to 15											registe The co Skips overfle Execu	the er A, ntent the ow a	value n in and stores ts of carry fla next instructs the resulthe	the immediate field to a result in register A. g CY remains unchanged ction when there is to f operation. Struction when there is to f operation.
ADST (A/D	conversion	STart)												
Instruction code	D9 1	0 0	, 1	1 1	1	D0]	2	9	F	Number of words	f Numbe		Flag CY	Skip condition
			'	' '		<u> </u>	2		<u> </u>	16	1	1		_	-
Operation:	$(ADF) \leftarrow 0$ Q13 = 0: A/D										Grouping:			ersion opera	ation onversion completion
	Q13 = 1: Co (Q13 : bit 3 o					-						conve	rsioı erat	n mode (Q1 ion at the c	o conversion at the A/I 13 = 0) or the compara comparator mode (Q1
AM (Add a	ccumulator	and M	emo	ry)							1				
Instruction code	D9 0 0	0 0	0	1 (1	D0	2	0	0	A 16	Number of words	f Number cycle		Flag CY	Skip condition
			4		7	\checkmark					'				_
Operation:	$(A) \leftarrow (A) +$	(M(DP))									Grouping:			operation	
		<u> </u>									Description	Stores	the	result in re	f M(DP) to register A egister A. The content ins unchanged.
	accumulato	r, Men	nory	and (Carry	y)									
Instruction code	D9 0 0	0 0	0	1 0) 1	D ₀	1	0	0	В	Number of words	f Number cycle		Flag CY	Skip condition
oouc		0 0	0	1 0	' '	'	2	0	0	<u> </u>	1	1		0/1	-
Operation:	(A) ← (A) + (CY) ← Car		+ (C)	()							Grouping: Description	on: Adds CY to	the regi		f M(DP) and carry flag res the result in regis Y.

AND (logic	al AND between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8	words	cycles		
	10	1	1	_	-
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:	Arithmetic	operation	
•		Description	: Takes the	AND opera	ation between the con-
				-	and the contents of e result in register A.
R a (Branc	h to address a)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 1 8 a 16	words	cycles	Tag OT	CKIP CONTAINON
		1	1	_	-
Operation:	(PCL) ← a6 to a0	Grouping:	Branch ope	eration	
		Description	: Branch wit	hin a page	: Branches to address
			a in the ide		
		Note:			ddress within the page
			including th	nis instruct	lon.
BL p, a (B	ranch Long to address a in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p p 16	words 2	cycles 2	_	_
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a 16				
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 +a a 16	Grouping:	Branch ope		
Operation:	(PCH) ← p	Description			: Branches to address
	(PCL) ← a6 to a0	Note:	a in page p		19M6 and p is 0 to 63
		Note.	for M34519		risivio aria p is o to os
			101 1110 10 11	J.V.O_0.	
BLA p (Bra	anch Long to address (D) + (A) in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 2	words	cycles		
		2	2	_	_
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p p 16	Grouping:	Branch ope	eration	
Operation:	(PCH) ← p				: Branches to address
•	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	(DR2 DR1 DR0 A3 A2 A1 A0)2 specified by			
			registers D		
		Note:	•		19M6 and p is 0 to 63
			for M34519	9NBE8.	



BM a (Bran	nch and Mark to address a in page 2)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 ₂ 1 a a ₁₆	words 1	cycles 1	_	_	
		'	<u>'</u>			
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	•		
	$(SK(SP)) \leftarrow (PC)$	Description			in page 2 : Calls the	
	(PCH) ← 2				s a in page 2.	
	(PCL) ← a6-a0	Note:			ng from page 2 to an	
			. 0		be called with the BN	
					arts on page 2. r the stack because the	
					oroutine nesting is 8.	
DMI n a /	Dronch and Mark Lang to address a in naga n					
Instruction	Branch and Mark Long to address a in page p) Do Do	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	Tiay CT	Skip condition	
coue	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 p p1 p 16	2	2	_	_	
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a a a					
	1 0 p5 d6 d5 d4 d3 d2 d1 d0 2 2 +a d 16	Grouping:	Subroutine	e call opera	ation	
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine a	
	$(SK(SP)) \leftarrow (PC)$	address a in page p.				
	(PCH) ← p	Note:			519M6 and p is 0 to 63	
	(PCL) ← a6–a0		for M3451		r the stack because the	
					routine nesting is 8.	
BMLA p (E	Branch and Mark Long to address (D) + (A) in page	o)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1 0 0 0 0 2 0 3 0	words	cycles			
		2	2	_	_	
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p p 16	Grouping:	Subroutine	a call oper:	l ation	
Operation:	(SP) ← (SP) + 1	Description			Calls the subroutine at	
Operation.	$(SK(SP)) \leftarrow (PC)$	2000			Ro A3 A2 A1 A0)2 speci-	
	(PCH) ← p				nd A in page p.	
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	p is 0 to 4	7 for M345	519M6 and p is 0 to 63	
			for M3451	9M8E8.		
			Be careful	not to ove	r the stack because the	
			maximum I	evel of sub	proutine nesting is 8.	
CLD (CLea	ır port D)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 0 0 1 1 1 1 16	words	cycles			
		1	1	_	_	
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operation	on	
		Description: Sets (1) to port D.				

	Iplement of Accumulator)	(001111111			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 0 2 0 1 C	words	cycles		-
	0 0 0 0 1 1 1 0 0 2 0 1 6	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
·					mplement for register
			A's conten	ts in regist	er A.
CMCK (CI	ock select: ceraMic oscillation ClocK)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 0 2 9 A	words	cycles	lag O1	Okip condition
	1 0 1 0 0 1 1 0 1 0 ₂ 2 9 A ₁₆	1	1	-	-
Operation:	Ceramic oscillation circuit selected	Grouping:	Clock cont	rol operati	on
·		Description			oscillation circuit for
			main clock	f(XIN).	
CRCK (Cld	ock select: Rc oscillation ClocK)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 1 ₂ 2 9 B ₁₆	words	cycles		
	2	1	1	_	_
Operation:	RC oscillation circuit selected	Grouping:	Clock cont	rol operati	on
		Description	: Selects th	e RC osci	llation circuit for main
			clock f(XIN).	
CYCK (Clo	ock select: crYstal oscillation ClocK)				
Instruction	D9 D0	Number of	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 0 1 1 1 1 6 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1	words 1	1	_	_
Operation:	Quartz-crystal oscillation circuit selected	Grouping:	Clock cont	rol operati	nn.
Operation.	Quartz-orystal OsoliiatiOH tilltuit seletieu				on rystal oscillation circuit
		200011011	for main cl		
				. ,	

DEY (DEci	rement register Y)					
Instruction code	D9 D0 0 0 0 1 0 1 1 1 0 0 1 7 46	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 0 0 1 0 1 1 1 1 2 0 1 7 16	1	1	-	(Y) = 15	
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping:	RAM addr	esses		
			As a resu tents of reg is skipped	1 from the It of subtra gister Y is . When the	contents of register Y action, when the con 15, the next instruction contents of register Y	
			is not 15, t	ne next ins	struction is executed.	
DI (Disable						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	_	
Operation:	$(INTE) \leftarrow 0$	Grouping:	Interrupt co			
		Description			enable flag INTE, and	
		Note:	disables th			
		Note:			by executing the DI in ing 1 machine cycle.	
			3truction a	iter exceut	ing i macimic cycle.	
	sable WatchDog Timer)		r			
Instruction code	D9 D0 1 0 0 1 1 1 0 0 2 2 9 C 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	_	
Operation:	Stop of watchdog time <mark>r fun</mark> ction <mark>en</mark> abled	Grouping: Other operation				
		Description		struction	timer function by the after executing the	
EI (Enable	Interrupt)	1				
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 5 to	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	_	
Operation:	(INTE) ← 1	Grouping: Description Note:	enables the Interrupt is	interrupt e interrupt. s enabled b	enable flag INTE, and	

EPOF (Ena	able POF	inst	tructio	n)															
Instruction	D9							D ₀						Number of	Number of	Flag CY	Skip condition		
code	0 0	0	1 0	1	1	0	1	1	2	0	5	В	16	words	cycles				
			<u> </u>						_				_ 10	1	1	_	_		
Operation:	POF inst	ructio	on valid	l										Grouping:	Other oper	ation			
•														Description	: Makes the	immediate	after POF instruction		
															valid by ex	county the	EPOF instruction.		
IADO /lanco	. Δ	.1 - 4 -																	
IAP0 (Inpu		llato	r tron	n po	rt PC)		D ₀						Number of	Number of	Flag CY	Skip condition		
code	D9	0	1 1	0	0	0	0	0	2	2	6	0	16	words	cycles	Flag C1	Skip condition		
		,	•		•	·	'		_			•		1	1	_	_		
Operation:	(A) ← (P	0)												Grouping:	Input/Outp	ut operatio	n		
														Description	: Transfers	the input of	port P0 to register A.		
IAP1 (Inpu	ıt Accumu	ılato	r fron	n po	rt P1)				6				1					
Instruction	D9					A		D ₀		7				Number of	Number of	Flag CY	Skip condition		
code	1 0	0	1 1	0	0	0	0	1	2	2	6	1	16	words	cycles				
														1	1	_	_		
Operation:	(A) ← (P	1)												Grouping: Input/Output operation					
														Description	: Transfers t	the input of	port P1 to register A.		
		1	X																
IAP2 (Inpu	ıt Accumu	ılato	r fron	n po	rt P2	2)													
Instruction	D9							D ₀					_	Number of	Number of	Flag CY	Skip condition		
code	1 0	0	1 1	0	0	0	1	0	2	2	6	2	16	words	cycles				
														1	1	_	_		
Operation:	(A2-A0) «	← (P	22-P20)										Grouping:	Input/Outp	ut operatio	n		
	$(A3) \leftarrow 0$													Description	: Transfers t	the input of	port P2 to register A.		

IAP3 (Inpu	t Accumulator from port P3)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 1 1 2 2 6 3 16	words 1	cycles 1		
		'	'		
Operation:	$(A) \leftarrow (P3)$	Grouping:	Input/Outp		
		J 5 5 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5	. Handida	ino imput of	port P3 to register A
IAP4 (Inpu	t Accumulator from port P4)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 1 0 0 2 2 6 4	words	cycles		·
	10	1	1	-	_
Operation:	(A) ← (P4)	Grouping:	Input/Outp	ut operatio	n
		Description			port P4 to register A.
IAP5 (Inpu	t Accumulator from port P5)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 1 0 1 2 2 6 5	words 1	cycles 1	_	
Operation:	(A) ← (P5)	Grouping:	Input/Outp	ut operatio	n
орегалоп.	$(A) \leftarrow (1 \ 3)$				port P5 to register A.
	t Accumulator from port P6)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 0 0 1 1 0 0 1 1 0 2 2 6 6 6	1	1	_	_
Operation:	(A) ← (P6)	Grouping:	Input/Outp	ut operatio	n
,					port P6 to register A.

	nent register Y)		T	T	
Instruction code	D9 D0 0 0 0 1 0 0 1 1 0 0 1 3 4c	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(Y) = 0
Operation:	(Y) ← (Y) + 1	Grouping:	RAM addre	esses	
		Description	: Adds 1 to t	he content	s of register Y. As a re
			sult of ad	dition, w	hen the contents o
			register Y	is 0, the	e next instruction i
			skipped. W	hen the co	ontents of register Y
			not 0, the r	next instruc	ction is executed.
			A.A		
•	n in Accumulator)	1	- 3		
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	0 0 0 1 1 1 1 n n n n ₂ 0 7 n ₁₆		cycles		
		1	1	_	Continuous
Oneretien	(1)	0	A = 111 11 -		description
Operation:	$(A) \leftarrow n$ $n = 0 \text{ to } 15$	Grouping: Description:	Arithmetic of	•	the immediate field to
	11 = 0 10 13	Description.	register A.	value II III	the inimediate held t
			ū	A instruct	ions are continuousl
					, only the first LA in
					ited and other L
					d continuously are
			skipped.		
	oad register X and Y with x and y)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16		•		
		1	1	_	Continuous description
Operation:	$(X) \leftarrow x \ x = 0 \text{ to } 15$	Grouping:	RAM addre	esses	
	$(Y) \leftarrow y \ y = 0 \ \text{to} \ 15$	Description	: Loads the	value x in	the immediate field t
			register X,	and the va	alue y in the immediat
				-	When the LXY instruc
					y coded and executed
			only the fi		nstruction is execute
				I XY instri	actions coded continu
			and other ously are s		
· · · · · · · · · · · · · · · · · · ·	register Z with z)		ously are s	skipped.	
Instruction	D9 D0	Number of words	ously are s		Skip condition
Instruction	· · · · · · · · · · · · · · · · · · ·	words	Number of cycles	skipped.	Skip condition
Instruction	D9 D0 D0		ously are s	skipped.	Skip condition
Instruction code	D9 D0 D0	words	Number of cycles	Flag CY	Skip condition
Instruction code	D9	words 1 Grouping:	Number of cycles 1 RAM address	Flag CY - esses	Skip condition - the immediate field t
Instruction code	D9	words 1 Grouping:	Number of cycles 1 RAM address	Flag CY - esses	-
Instruction code	D9	words 1 Grouping:	Number of cycles 1 RAM addres: Loads the	Flag CY - esses	- -
Instruction	D9	words 1 Grouping:	Number of cycles 1 RAM addres: Loads the	Flag CY - esses	- -
Instruction code	D9	words 1 Grouping:	Number of cycles 1 RAM addres: Loads the	Flag CY - esses	-
Instruction code	D9	words 1 Grouping:	Number of cycles 1 RAM addres: Loads the	Flag CY - esses	- -

NOD (No C	(Dorotion)	•	•				
NOP (No Construction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
	0 0 0 0 0 0 0 0 0 0 2	1	1	-			
Operation:	(PC) ← (PC) + 1	Grouping:	Other oper	ation			
		Description			1 to program counte		
ODOA (Out	enut part D0 fram Accumulator)						
Instruction	put port P0 from Accumulator) D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 0 1 0 0 0 0 0 0 0 0 0 16	1	1	_	-		
Operation:	(P0) ← (A)	Grouping:	Input/Outp	ut operatio	n		
		Description	: Outputs th		s of register A to por		
			P0.				
OP1A (Out	put port P1 from Accumulator)						
Instruction code	D9 D0 1 0 0 0 1 2 2 2 1 16	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 0 0 1 0 0 0 1 2	1	1	_	-		
Operation:	(P1) ← (A)	Grouping: Input/Output operation					
		Description	: Outputs th P1.	ne content	s of register A to por		
	put port P2 from Accumulator)			1 1			
Instruction code	D9 D0 1 0 0 1 0 0 1 0 2 2 2 2 1 ₆	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 0 0 1 0 0 0 1 0 0 1 0 2 2 2 2 1 16	1	1	-	-		
Operation:	(P2) ← (A)	Grouping:	Input/Outp	ut operatio	n		
		Description	P2.	ne content	s of register A to por		

	E INSTRUCTIONS (INDEX BY ALPHABET)	(continu	uea)				
· · · · · · · · · · · · · · · · · · ·	tput port P3 from Accumulator)						
Instruction code	D9 D0 1 0 0 0 1 1 2 2 2 3 46	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 0 0 1 0 0 1 1 2	1	1	-	_		
Operation:	(P3) ← (A)	Grouping:	Input/Outp	ut operatio	n		
		Description	: Outputs the P3.	ne content	s of register A to por		
OB4A (Out	tout part D4 from Accumulator)		-				
Instruction	tput port P4 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 0 0 1 0 0 1 0 0 2 2 4 16	words 1	cycles 1	_	_		
Operation:	(P4) ← (A)	Grouping:	Input/Outp	ut operatio	n		
operation.		Description Description	: Outputs th		s of register A to por		
			P4.				
OP5A (Out	put port P5 from Accumulator)						
Instruction code	D9 D0 1 0 0 1 0 1 2 2 5 to	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	-	_		
Operation:	(P5) ← (A)	Grouping: Input/Output operation					
		Description	: Outputs th P5.	ne content	s of register A to por		
	put port P6 from Accumulator)						
Instruction code	D9 D0 1 0 0 1 1 0 2 2 6 40	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	-	-		
Operation:	(P6) ← (A)	Grouping: Description	Input/Outp : Outputs th P6.		n s of register A to por		

OR (logical	OR between accumulator and memory)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	words 1	cycles 1	_	_		
Operation:	$(A) \leftarrow (A) OR (M(DP))$	Grouping:	Arithmetic	operation			
Operation.	$(A) \leftarrow (A) \cup (M(DF))$				ion between the con-		
			tents of re	egister A	and the contents of e result in register A.		
POF (Powe	er OFf)		- *				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	_	_		
Operation:	Transition to RAM back-up mode	Grouping:	Other oper	ration			
		Description: Puts the system in RAM back-up state by					
					struction after execut-		
		Nata	ing the EP				
		Note:			n is not executed before tion, this instruction is		
			_		instruction.		
	ate Accumulator Right)	T	T	I			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	0/1	_		
Operation:	$\rightarrow \boxed{\text{CY}} \rightarrow \boxed{\text{A3A2A1A0}} $	Grouping: Arithmetic operation					
		Description			ontents of register A in- of carry flag CY to the		
RB j (Rese	,			- ov			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	-		
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operati	on			
	j = 0 to 3	Description	, ,		nts of bit j (bit specified e immediate field) of		

ve (veset	Carry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 1 0 2 0 0 6 16	words 1	cycles 1	0	_
Omenetiene	(0)() . 0	0	A = 111 11 -		
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic : Clears (0)		a CV
RD (Reset	port D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 0 2 0 1 4	words	cycles	Tag 01	
		1	11	_	_
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut operatio	n
	However,	Description	: Clears (0)		ort D specified by reg-
	(Y) = 0 to 7		ister Y.		
RT (ReTur	n from subroutine)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 0 1 0 0 2 0 4 4	words	cycles		
		1	2	_	-
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
	$(SP) \leftarrow (SP) - 1$	Description	: Returns f	rom subro	outine to the routine
			called the	subroutine	
	rn from Interrupt)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	• •	Number of words	Number of cycles	Flag CY	Skip condition
Instruction code	D9	words 1	cycles 1	_	Skip condition
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Return ope	- eration	
Instruction code	D9	words 1 Grouping:	cycles 1 Return ope	eration	
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fi main routin	eration rom interru	upt service routine to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fi main routin Returns ea	eration rom interrune. ach value o	upt service routine to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fr main routin Returns ea carry flag, the continu	eration rom interru ne. ach value o skip status uous descri	upt service routine to f data pointer (X, Y, Z) n, NOP mode status b ption of the LA/LXY in
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fr main routin Returns ea carry flag, the continu	eration rom interru ne. ach value o skip status uous descri register A	upt service routine to f data pointer (X, Y, Z) , NOP mode status by ption of the LA/LXY in and register B to the

RTS (ReTu	urn from subroutine and Skip)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 1 0 0 1 0 0 1 0 1 2 0 4 5	1	2	_	Skip at uncondition		
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration			
орегацоп.	$(SP) \leftarrow (SR(SP))$ $(SP) \leftarrow (SP) - 1$				outine to the routine		
				subroutine	, and skips the next in		
SB j (Set E	Rit\		- *				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	ag c .			
		1	1	_			
Operation:	$(Mj(DP)) \leftarrow 1$	Grouping:	Bit operation	on			
	j = 0 to 3	Description: Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP)					
	010		the value j	in the inin	lediate field) of M(DF)		
SC (Set Ca		T	I	I			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	1	-		
Operation:	(CY) ← 1	Grouping: Arithmetic operation					
		Description	: Sets (1) to	carry flag	CY.		
	ort D specified by register Y)						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	-		
Operation:	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7	Grouping: Description	Input/Outp : Sets (1) to ter Y.		n rt D specified by regis		

SEA II (SKI	p Equal, Ad	cumui	alui	*****		110	aiai	<i>-</i> ua	ııa	•••							
Instruction	D9						D ₀	_				1	Number of	Number of	Flag CY	Skip condition	
code	0 0 0	0 1	0	0	1	0	1	2 0)	2	5 16	<u> </u>	words	cycles		(A)	
		Τ.Τ.	١.						T	_ T			2	2	_	(A) = n	
	0 0 0	1 1	1	n	n	n	n	2 0)	7	n 16	G	rouping:	Compariso	n operatio	n	
Operation:	(A) = n ?											D	escription	: Skips the	next instr	uction when the cor	
•	n = 0 to 15													tents of req	-	equal to the value n i	
																struction when the cor	
														-		not equal to the value	
														in the imm	ediate field	i.	
	p Equal, Ad	cumul	ator	with	Me	emc	ry)										
Instruction code	D9 0 0	0 1	0	0	1	1	D ₀	<u> </u>	,	2	6		Number of words	Number of cycles	Flag CY	Skip condition	
			-										1	1	_	(A) = (M(DP))	
Operation:	(A) = (M(DP)) ?									-	rouping:	Compariso					
												D	escription			uction when the con	
														M(DP).	JISTEL A IS E	equal to the contents of	
														` ,	he next ins	struction when the cor	
														tents of r	egister A	is not equal to th	
														contents of	-	·	
SNZ0 (Skip	if Non Zer	o cond	lition	of e	exte	rna	l 0 i	nter	ru	pt r	eque	st f	flag)				
Instruction	D9						D ₀		Y				Number of	Number of	Flag CY	Skip condition	
code	0 0 0	0 1	1	1	0	0	0	2 0)	3	8 16	<u> </u>	words	cycles)/4° 0. (EVE0) 4	
													1	1	_	V10 = 0: (EXF0) = 1	
Operation:	V10 = 0: (E)	XF0) = 1	?									G	Frouping:	Interrupt o	peration		
	After skippi	ng, (EXF	·0) ←	0								D	escription	: When V10	= 0 : Ski	os the next instructio	
	V10 = 1: SN												when external 0 interrupt request flag EXF				
	(V10 : bit 0	of the int	errup	t con	trol ı	regis	ster \	/1)								clears (0) to the EXF	
														-		0 flag is "0," execute	
														the next in		s instruction is equiva	
														lent to the		•	
CN71 (Skir	o if Non Zer	o cond	lition	of o	vto	rno	11;	ntor	r	nt r	00110	ct f	·log)				
Instruction	D9	O CONO	illiOi	OI E	XIE	11110	D0	niei	Tu	ριι	eque	$\overline{}$	Number of	Number of	Flag CY	Skip condition	
code			1	4	_	_		Г		2		'	words	cycles	l lag C i	Skip condition	
code	0 0 0	0 1	1	1	0	0	1	2 0	<u>'</u>	3	916	6	1	1	-	V11 = 0: (EXF1) = 1	
	V11 = 0: (E)	(F1) = 1	?									G	rouping:	Interrupt or	peration		
Operation:	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) \leftarrow 0													: When V11	= 0 : Skip	os the next instructio	
Operation:	After skippii	V11 = 1: SNZ1 = NOP												when exter	rnal 1 inter	rupt request flag EXF	
Operation:		Z1 = NC	V11 = 1: SNZ1 = NOP (V11 : bit 1 of the interrupt control register V1)										is "1." After skipping, clears (0) to the EXF				
Operation:	V11 = 1: SN			t con	trol r	egis	ster \	′1)									
Operation:	V11 = 1: SN			t con	trol r	egis	ster \	'1)						flag. Wher	the EXF		
Operation:	V11 = 1: SN			t con	trol r	egis	ster V	'1)						flag. Wher	n the EXF struction.	clears (0) to the EXF 1 flag is "0," execute s instruction is equiva	



SNZAD (S	kip if Non Zero condition of A/D conversion completi	on flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 1 1 1 2 8 7	words	cycles			
	16	1	1	-	V22 = 0: (ADF) = 1	
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conve	rsion oper	ation	
	After skipping, (ADF) \leftarrow 0				os the next instruction	
	V22 = 1: SNZAD = NOP	2000			n completion flag ADF	
	(V22 : bit 2 of the interrupt control register V2)				, clears (0) to the ADF	
	(12212112 of the metrupt control (129.5to) (12)				lag is "0," executes the	
			next instru		lag io o, oxoodioo iiio	
					s instruction is equiva-	
			lent to the			
CNIZIO (CI-	a if New Zone condition of automat O laterment in act	-:\	TOTAL TO LITO	1101 11011		
Instruction	p if Non Zero condition of external 0 Interrupt input	Number of	Number of	Flag CY	Skip condition	
	D9 D0	words	cycles	Tay CT	Skip condition	
code	0 0 0 0 1 1 1 1 0 1 0 ₂ 0 3 A ₁₆	1	1	_	I12 = 0 : (INT0) = "L"	
				_	112 = 0 : (INT0) = L 112 = 1 : (INT0) = "H"	
Operation:	I12 = 0 : (INT0) = "L" ?	Grouping:	Interrupt of	peration		
•	I12 = 1 : (INT0) = "H" ?	Description	: When I12	= 0 : Skip	s the next instruction	
	(I12: bit 2 of the interrupt control register I1)		when the I	evel of IN	T0 pin is "L." Executes	
	(the next in	struction v	when the level of INTO	
		7	pin is "H."			
				•	s the next instruction	
					Γ0 pin is "H." Executes	
				struction v	when the level of INT0	
ONITIA (OLI	7 19 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	. ,	pin is "L."			
	p if Non Zero condition of external 1 Interrupt input			FI 0)/	01: 1:::	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 0 1 1 ₂ 0 3 B ₁₆	1	-		120 O : (INIT4) "I "	
		'	1	_		
Operation:	I22 = 0 : (INT1) = "L" ?	Grouping:	Interrupt of	peration	,	
•	I22 = 1 : (INT1) = "H" ?	Description	: When I22	= 0 : Skip	s the next instruction	
	(I22 : bit 2 of the interrupt control register I2)				T1 pin is "L." Executes	
		the next instruction when the level of INT				
			pin is "H."			
					s the next instruction	
					Γ1 pin is "H." Executes	
				struction \	when the level of INT1	
SNZP (Skir	o if Non Zero condition of Power down flag)		pin is "L."			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	l lag 0 i	Chip deridition	
couc	0 0 0 0 0 0 0 1 1 2 0 0 3 16	1	1	_	(P) = 1	
	(D) 10		0.1	<u>.</u>	<u> </u>	
Operation:	(P) = 1 ?	Grouping:	Other oper		ation when the D flow in	
		Description	: Skips the r "1".	iext instruc	ction when the P flag is	
				nina 45-	D flog romoine	
				ping, the	P flag remains un-	
			changed.	tha	ootmusties when the D	
				ine next ii	nstruction when the P	
			flag is "0."			



SNZSI (Ski	p if Non Zero condition of Serial I/o interrupt reques	st flag)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0	words 1	cycles 1	_	V23 = 0: (SIOF) = 1		
•	VO 0 (010E) 4.0		0 : 11/0				
Operation:	V23 = 0: (SIOF) = 1 ?	Grouping:	Serial I/O	•			
	After skipping, (SIOF) \leftarrow 0 V23 = 1: SNZSI = NOP	Description: When V23 = 0 : Skips the next instruction					
					rupt request flag SIOF		
	(V23 = bit 3 of interrupt control register V2)				clears (0) to the SIOF		
			the next in:		flag is "0," executes		
					instruction is equiva-		
			lent to the				
			ient to the	1101 1115110	detion.		
	ip if Non Zero condition of Timer 1 interrupt request	T			1		
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16		cycles				
		1	1	_	V12 = 0: (T1F) = 1		
Operation:	V12 = 0: (T1F) = 1 ?	Grouping:	Timer ope	ration			
o por accom	After skipping, $(T1F) \leftarrow 0$				ps the next instruction		
	V12 = 1: SNZT1 = NOP	200011,01101			pt request flag T1F is		
	(V12 = bit 2 of interrupt control register V1)				clears (0) to the T1F		
	(· · · · · · · · · · · · · · · · · · ·				lag is "0," executes the		
			next instru				
					s instruction is equiva-		
			lent to the	NOP instr	uction.		
SNZT2 (Sk	ip if Non Zero condition of Timer 2 interrupt request	flag)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 0 0 1 2 2 8 1	words	cycles				
	2	1	1	_	V13 = 0: (T2F) = 1		
Operation:	V13 = 0: (T2F) = 1 ?	Grouping: Timer operation					
•	After skipping, $(T2F) \leftarrow 0$	Description: When V13 = 0 : Skips the next instruction					
	V13 = 1: SNZT2 = NOP	_	when time	r 2 interru	ipt request flag T2F is		
	(V13 = bit 3 of interrupt control register V1)		"1." After	skipping,	clears (0) to the T2F		
			flag. Wher	the T2F f	lag is "0," executes the		
			next instru	ction.			
			When V13	= 1 : This	s instruction is equiva-		
			lent to the	NOP instr	uction.		
SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 0 1 0 2 8 2	words	cycles				
	16	1	1	_	V20 = 0: (T3F) = 1		
Operation:	V20 = 0: (T3F) = 1 ?	Grouping:	Timer ope	ration	I		
•	After skipping, $(T3F) \leftarrow 0$	Description			ps the next instruction		
	V20 = 1: SNZT3 = NOP	_	when time	r 3 interru	ipt request flag T3F is		
	(V20 = bit 0 of interrupt control register V2)				clears (0) to the T3F		
	. ,				lag is "0," executes the		
		1					
			next instru				
			next instru	ction.	s instruction is equiva		



	E INSTRUCTIONS (INDEX BY ALPHABET						
	rip if Non Zero condition of Timer 4 inerrupt request		I	T =			
Instruction code	D9 D0 1 0 0 0 0 1 1 2 8 3 46	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	V21 = 0: (T4F) = 1		
Operation:	V21 = 0: (T4F) = 1 ?	Grouping:	Timer ope				
	After skipping, $(T4F) \leftarrow 0$	Description			os the next instruction		
	V21 = 1: SNZT4 = NOP				pt request flag T4F is		
	(V21 = bit 1 of interrupt control register V2)				clears (0) to the T4F		
			-		ag is "0," executes the		
			next instru				
			When V21 lent to the		instruction is equiva- uction.		
SRST (Sys	stem ReSeT)		- 7				
Instruction		Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
		1	1	_	-		
Operation:	System reset occurrence	Grouping:	Other oper	ration			
		Description	: System res	set occurs.			
	l i/o transmission/reception STart)		1	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 0 0 1 1 1 1 0 2 2 9 E 16	1	1				
		'	ļ ļ	_			
Operation:	(SIOF) ← 0	Grouping: Serial I/O operation					
	Serial I/O transmission/reception start	Description	: Clears (0)	to SIOF fla	g and starts serial I/O.		
SZB i (Skir	o if Zero, Bit)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 1 0 0 0 j j 2 0 2 j	words	cycles				
	10	1	1	_	(Mj(DP)) = 0 $i = 0 to 3$		
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operation	on			
	j = 0 to 3				uction when the con-		
			tents of bit	t j (bit spe	cified by the value j in		
				,	of M(DP) is "0."		
					truction when the con-		
			tents of bit	j of M(DP)	is "1."		

D9									1	ı			
					D ₀			_	Number of words	Number of cycles	Flag CY	Skip condition	
0 0 0	0 1	0	1 1	1	1 2	0	2 F	16	1	1	_	(CY) = 0	
(CY) = 0.2									Grouping:	Δrithmetic	operation	<u> </u>	
(01) = 0 :												ruction when the con-	
									Description				
										changed.	1 3,		
										Executes t	he next ins	struction when the con	
										tents of the	e CY flag is	s "1."	
if Zero, port	D spe	cified	by re	egist	er Y					- 7			
D9					D0				Number of	Number of	Flag CY	Skip condition	
0 0 0	0 1		0 1	0	0	0	2 4		words	cycles		·	
		1 1	<u> </u>		2			16	2	2	_	(D(Y)) = 0	
0 0 0	0 1	0	1 0	1	1	0	2 B	16				(Y) = 0 to 7	
			_		2				0	11/0-1-			
(Y) = 0 to 7									Description				
nefor data to		1 an	d rogi	ctor	D1 f	rom	A cour	oulo	tor and roa	ictor B)			
	, uillei	1 and	u regi	SIGI		I OIII A	Accui	ilula			Flag CY	Skip condition	
	0 1	1	0 0	0		2	2 0		words	cycles	1	Chap condition	
	0 1	1'	0 0	0	2		3 0	16	1	1	_	_	
		_											
												ata of accipton D to the	
									Description: Transfers the contents of register B to th high-order 4 bits of timer 1 and timer 1 re				
,										•			
(K13−K10) ←	- (A)									_			
										ū			
nsfer data to	timer	2 an	d regi	ster	R2 f	rom	Accur	nula	tor and reg	ister B)			
D9					D ₀				Number of	Number of	Flag CY	Skip condition	
1 0 0	0 1	1	0 0	0	1	2	3 1	1	words	cycles			
				-	2			16	1	1	-	_	
(T27−T24) ←	(B)								Grouping:	Timer oper	ation		
	` '											nts of register B to the	
,	- 1131											imer 2 and timer 2 re-	
(R27–R24) ←													
(R27–R24) ← (T23–T20) ←	- (A)									load regist	er R2. Tra		
(R27–R24) ←	- (A)									_		insfers the contents o	
(R27–R24) ← (T23–T20) ←	- (A)									_	to the low-	nsfers the contents o order 4 bits of timer 2	
(R27–R24) ← (T23–T20) ←	- (A)									register A	to the low-	nsfers the contents of order 4 bits of timer 2	
	D9 0 0 0 0 0 0 (D(Y)) = 0? (Y) = 0 to 7 The standard of the content of the	if Zero, port D spe D9 0 0 0 0 1 0 0 0 0 1 (D(Y)) = 0? (Y) = 0 to 7 nsfer data to timer D9 1 0 0 0 1 (T17-T14) \leftarrow (B) (R17-R14) \leftarrow (B) (R13-R10) \leftarrow (A) (R13-R10) \leftarrow (A)	if Zero, port D specified D9 0 0 0 0 1 0 (D(Y)) = 0? (Y) = 0 to 7	if Zero, port D specified by representation by the D9	if Zero, port D specified by regist D9	if Zero, port D specified by register Y) D9 0 0 0 0 1 0 0 1 0 0 1 0 0 2 0 0 0 0 1 0 1 0 1 0 1 1 2 (D(Y)) = 0? (Y) = 0 to 7 nsfer data to timer 1 and register R1 f D9 0 0 0 1 1 0 0 0 0 2 (T17-T14) \leftarrow (B) (R17-R14) \leftarrow (B) (R13-R10) \leftarrow (A) (R13-R10) \leftarrow (A)	if Zero, port D specified by register Y) D9 D0 0 0 0 0 1 0 0 1 0 0 1 0 0 2 0 0 0 0 1 0 1 0 1 1 2 (D(Y)) = 0? (Y) = 0 to 7 nsfer data to timer 1 and register R1 from D9 To 0 0 0 1 1 0 0 0 0 0 2 (T17-T14) \leftarrow (B) (R17-R14) \leftarrow (B) (R13-R10) \leftarrow (A) (R13-R10) \leftarrow (A)	if Zero, port D specified by register Y) D9 D0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 2 0 2 4 0 0 0 0 0 1 0 1 0 1 0 1 1 2 0 2 B (D(Y)) = 0? (Y) = 0 to 7 nsfer data to timer 1 and register R1 from Accum D9 D0 (T17-T14) ← (B) (R17-R14) ← (B) (T13-T10) ← (A) (R13-R10) ← (A) (R13-R10) ← (A)	if Zero, port D specified by register Y) D9 D0 0 0 0 0 1 0 0 1 0 0 1 0 0 2 0 2 4 16 0 0 0 0 1 0 1 0 1 0 1 1 2 0 2 B 16 (D(Y)) = 0? (Y) = 0 to 7 Inster data to timer 1 and register R1 from Accumula D9 D0 1 0 0 0 1 1 0 0 0 0 0 2 2 3 0 16 (T17-T14) ← (B) (R17-R14) ← (B) (R13-R10) ← (A) (R13-R10) ← (A)	if Zero, port D specified by register Y) D9 D0 Number of words 2 (D(Y)) = 0? (Y) = 0 to 7 D0 D0 D0 D0 D0 D0 D0	Description: Skips the tents of ca	Description: Skips the next instraction of the CY flag is	

	E INSTRUCTIONS (INDEX BY ALPHABET)						
	nsfer data to timer 3 and register R3 from Accumula		1	- ov			
Instruction code	D9 D0 1 0 0 1 1 0 0 1 0 2 3 2 3 2 16	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	_		
Operation:	(T37−T34) ← (B)	Grouping:	Timer oper	ation			
	(R37–R34) ← (B)	Description	: Transfers	the conter	nts of register B to the		
	$(T33-T30) \leftarrow (A)$		high-order	4 bits of t	imer 3 and timer 3 re-		
	$(R33-R30) \leftarrow (A)$		-		nsfers the contents of		
	(1.00 1.00)		_		order 4 bits of timer 3		
			and timer 3				
					9		
			<u> </u>				
T4AB (Trai	nsfer data to timer 4 and register R4L from Accumula	ator and re	gister B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 0 0 1 1 2 2 3 3	words	cycles		·		
00.00	1 0 0 0 1 1 0 0 1 1 1 2 2 3 3 16	1	1	_	_		
Operation:	(T47–T44) ← (B)	Grouping:	Timer oper	ation			
-	$(R4L7-R4L4) \leftarrow (B)$	Description	: Transfers	the conter	nts of register B to the		
	$(T43-\mathsf{T40}) \leftarrow (A)$				imer 4 and timer 4 re-		
	$(R4L3-R4L0) \leftarrow (A)$		load regist	er R4L. Tra	ansfers the contents of		
	(NAES NAES) ((1)		-		order 4 bits of timer 4		
			and timer 4				
					9		
T4HAB (Tr	ansfer data to register R4H from Accu <mark>mu</mark> lator and re	egister B)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 0 1 1 1 2 3 7	words	cycles				
	16	1	1	_	_		
Operation:	(R4H7−R4H4) ← (B)	Grouping: Timer operation					
	$(R4H3-R4H0) \leftarrow (A)$	Description: Transfers the contents of register B to the					
			-		imer 4 and timer 4 re-		
			•		ansfers the contents of		
			-		order 4 bits of timer 4		
			and timer 4	4 reload re	gister R4H.		
T4R4L (Tra	ansfer data to timer 4 from register R4L)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	i lag o i	Chap containen		
code	1 0 1 0 0 1 0 1 1 1 1 2 2 9 7 16	1	1	_	<u> </u>		
		'	'	_			
Operation:	(T47–T44) ← (R4L7–R4L4)	Grouping:	Timer oper	ation			
орегинот:	$(T43-T40) \leftarrow (R4L3-R4L0)$				nts of reload register		
	(140 140) ((1420 11420)		R4L to time				
			= .5				

,	sfer data to Accumulator from register B)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 1 1 1 0 ₂ 0 1 E ₁₆	words	cycles				
		1	1	_	_		
Operation:	(A) ← (B)	Grouping:	Register to	register tr	ansfer		
		Description	: Transfers	the conten	ts of register B to reg		
			ister A.				
TAB1 (Tran	nsfer data to Accumulator and register B from timer	1)	- *				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 1 0 0 0 0 0 2 7 0	words	cycles	ŭ	·		
	16	1	1	_	_		
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ation			
•	(A) ← (T13–T10)	Description			der 4 bits (T17-T14) o		
			timer 1 to 1				
					der 4 bits (T13-T10) o		
			timer 1 to 1	egister A.			
TAR2 /Trai	nsfer data to Accumulator and register B from timer	3/					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 1 0 0 0 1 2 7 1	words	cycles	l lag O1	Skip condition		
	2 2 7 1 16	1	1	-	-		
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ation			
	$(A) \leftarrow (T23 - T20)$	Description: Transfers the high-order 4 bits (T27–T24) of					
			timer 2 to 1	-	dan 4 hita (TOo TOo) a		
			timer 2 to 1		der 4 bits (T23–T20) o		
TAB3 (Tran	nsfer data to Accumulator and register B from timer	1					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
	<u> </u>	1	Number of cycles	Flag CY	Skip condition		
Instruction code	D9 D0 1 0 0 1 1 1 0 0 1 0 2 7 2 16	Number of words	cycles 1	_	Skip condition		
Instruction code	D9 D0 1 1 1 1 0 0 1 0 2 7 2	Number of words	cycles 1 Timer oper	- ration	Skip condition - der 4 bits (T37–T34) o		
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Timer oper	ration the high-or register B. the low-ord	_		

TΔR4 (Tran	nsfer data to Accumulator and register B from timer	4)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	l lag 0 l	Only containon			
0000	1 0 0 1 1 1 0 0 1 1 1 2 2 7 3 16	1	1	_	-			
Operation:	(B) ← (T47–T44)	Grouping:	Timer oper	ation				
	$(A) \leftarrow (T43 - T40)$	Description: Transfers the high-order 4 bits (T47–T44) of						
			timer 4 to 1	egister B.				
			Transfers	the low-ord	der 4 bits (T43-T40) of			
			timer 4 to I	egister A.				
TABAD (Tr	ransfer data to Accumulator and register B from regis	ster AD)	- *					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 1 1 1 0 0 1 2 7 9	words	cycles					
	16	1	1	_	_			
Operation:	In A/D conversion mode (Q13 = 0),	Grouping:	A/D conve					
	$(B) \leftarrow (AD9-AD6)$	Description			mode (Q13 = 0), trans-			
	$(A) \leftarrow (AD5-AD2)$			-	4 bits (AD9-AD6) of			
	In comparator mode (Q13 = 1),		-	•	er B, and the middle-or-			
	$(B) \leftarrow (AD7-AD4)$)		•	O2) of register AD to parator mode ($Q13 = 1$),			
	$(A) \leftarrow (AD3-AD0)$		-		order 4 bits (AD7–AD4)			
	(Q13 : bit 3 of A/D control register Q1)				ter B, and the low-order			
			Ū	Ū	egister AD to register A.			
TABE (Trai	nsfer data to Accumulator and register B from regist	er E)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 1 0 1 0 1 0 ₂ 0 2 A ₁₆	words	cycles					
	10	1	1	-	_			
Operation:	(B) ← (E7–E4)	Grouping:	Register to	register ti	ransfer			
	(A) ← (E3–E0)	Description	-	-	order 4 bits (E7-E4) of			
			register E	to register	B, and low-order 4 bits			
			of register	E to regist	er A.			
	ransfer data to Accumulator and register B from Pro	ř –			01:			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 1 0 p5 p4 p3 p2 p1 p0 2 0 8 p n6	1	3	_	_			
Operation:	(SP) ← (SP) + 1	Grouping:	Arithmetic	operation				
Operation.	$(SF) \leftarrow (SF) + 1$ $(SK(SP)) \leftarrow (PC)$				to register D, bits 7 to 4			
	$(PCH) \leftarrow p$		to register	B and bit	s 3 to 0 to register A.			
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				the ROM pattern in ad- A3 A2 A1 A0)2 specified			
	$(DR_2) \leftarrow 0$		by registers	A and D ir	n page p.			
	$(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(B) \leftarrow (ROM(PC))7-4$		0 to 47 for N		6, and p is 0 to 63 for			
	$(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$		519M8E8. this instructi	ion is exe	cuted, be careful not to			
	$(PC) \leftarrow (SK(SP))$	over t			age of stack register is			
	$(SP) \leftarrow (SP) - 1$	used.						

TABPS (Tr	ansfer data to Accumulator and register B from Pre-	Scaler)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 1 0 1 0 1 2 7 5	words	cycles				
	10	1	1	_	_		
Operation:	(B) ← (TPS7–TPS4)	Grouping:	Timer oper	ation			
	$(A) \leftarrow (TPS3-TPS0)$	Description	TPS4) of	prescale he low-ord	-order 4 bits (TPS7- r to register B, and ler 4 bits (TPS3-TPS0) er A.		
TABSI (Tra	Insfer data to Accumulator and register B from regis	ter SI)	- *				
Instruction	D9 D0 1 1 1 1 1 0 0 0 2 7 8 16	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 0 1 1 1 1 0 0 0 2 2 7 8 16	1	1	_	_		
Operation:	$(B) \leftarrow (SI7\text{-}SI4)$	Grouping:	Serial I/O				
	$(A) \leftarrow (SI3-SI0)$	Description		_	rder 4 bits (SI7-SI4) of		
				•	SI to register B, and		
					der 4 bits (SI3–SI0) of to register A.		
TAD (Trans	Sefer data to Accumulator from register D) D9 D0 0 0 0 1 0 1 0 0 0 1 0 5 1	Number of words	Number of cycles	Flag CY	Skip condition		
	2 3 5 16 16	1	1	_	-		
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping:	Register to	register ti	ransfer		
	$(A3) \leftarrow 0$	Description: Transfers the contents of register D to the					
		Note:			Ao) of register A. on is executed, "0" is		
		Note:			3) of register A.		
TADAB (Tr	ransfer data to register AD from Accumulator from re	egister B)					
Instruction code	D9 D0 1 1 1 1 0 0 1 2 3 9 46	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	_		
Operation:	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	Grouping: Description	struction is In the com fers the c high-order register, a	conversion equivalent nparator m contents 4 bits (AD nd the con der 4 bits (ation mode (Q13 = 0), this into the NOP instruction. node (Q13 = 1), transof register B to the 17-AD4) of comparator ntents of register A to AD3-AD0) of compara-		

TAI1 (Tran	sfer data to Accumulator from register I1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 1 0 1 1 2 2 5 3	words 1	cycles 1	_	_			
			·					
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt o	peration				
		Description			its of interrupt control			
			register I1	to register	А.			
TAI2 (Trans	sfer data to Accumulator from register I2)		- *					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
code	1 0 0 1 0 1 0 1 0 0 2 2 5 4 16	1	1	-	-			
Operation:	(A) ← (I2)	Grouping:	Interrupt o	neration				
орогинон.	(-), - (-)				its of interrupt control			
			register I2		·			
TAJ1 (Tran	nsfer data to Accumulator from register J1)							
Instruction code	D9 D0 1 0 0 0 1 0 0 2 4 2 4 2 40	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	-			
Operation:	(A) ← (J1)	Grouping: Serial I/O operation						
		Description: Transfers the contents of serial I/O control						
			register J1	to register	А.			
TAK0 (Trai	nsfer data to Accumulator from register K0)							
Instruction code	D9 D0 1 0 1 0 1 1 0 2 5 6 4c	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	-	-			
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	n			
		Description	: Transfers control reg		nts of key-on wakeup register A.			

TAK1 (Trar	nsfer data to Accumulator from register K1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 1 1 0 0 1 2 2 5 9	words	cycles					
	10	1	1	_	_			
Operation:	(A) ← (K1)	Grouping:	Input/Outp	ut operatio	ın			
ореганоп.	$(A) \leftarrow (AC)$	Description			nts of key-on wakeup			
			control reg	ister K1 to	register A.			
TAK2 (Trar	nsfer data to Accumulator from register K2)		- *					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles					
	16	1	1	_	-			
Operation:	(A) ((K2)	Grouping:	Innut/Outo	ut aparatia	n			
Орегацоп.	$(A) \leftarrow (K2)$	Description	Input/Outp Transfers		nts of key-on wakeup			
		Dood.iiptiioii	control reg		•			
			-					
)						
TALA (Tran	nsfer data to Accumulator from register LA)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 0 1 0 0 1 2 2 4 9 16	words	cycles					
		1	1	_	_			
Operation:	(A ₃ , A ₂) ← (AD ₁ , AD ₀)	Grouping: A/D conversion operation						
	$(A_1,A_0)\leftarrow 0$	Description: Transfers the low-order 2 bits (AD1, AD0) of						
			-	_	h-order 2 bits (A3, A2)			
		N-4-	of register					
		Note:			n is executed, "0" is der 2 bits (A1, A0) of			
			register A.	ille low-oi	del 2 bits (A1, A0) oi			
			3					
TAM j (Trar	nsfer data to Accumulator from Memory)							
TAM j (Tran	nsfer data to Accumulator from Memory)	Number of	Number of	Flag CY	Skip condition			
	D9 D0 1 1 0 0 i i i i 2 C i	words	cycles					
Instruction	D9 D0			Flag CY	Skip condition			
Instruction code	D9 D0 1 1 0 0 i i i i 2 C i	words	cycles	_	<u> </u>			
Instruction code	D9 D0 1 0 1 1 0 0 j j j j 2 2 C j 16	words 1	cycles 1 RAM to reg	– gister trans	– fer			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 RAM to reç After trans register A	gister trans ferring the , an exclu	fer contents of M(DP) to sive OR operation is			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 RAM to rec : After trans register A performed	gister trans ferring the , an exclu between re	fer contents of M(DP) to sive OR operation is egister X and the value			
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	RAM to reg : After trans register A performed j in the imi	gister trans ferring the , an exclu between re mediate fie	<u> </u>			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 RAM to rec : After trans register A performed	gister trans ferring the , an exclu between re mediate fie	fer contents of M(DP) to sive OR operation is egister X and the value			

TAMR (Tra	nefor d		2 A CCU									(001111110			
Instruction	D9	ala II	JACCO	IIIuic	ator iic	יו וווע	D ₀	CI IV	111)			Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0		0 0	T_4			T _ T		1	words	cycles	I lag C I	Skip condition
Jour	1 0	U	1 0	1	0 0	1	0	2	5	2	16	1	1	-	_
Operation:	(A) ← (MP)										Grouping:	Clock oper	ration	
Operation.	(∧) ← (iviix)													s of clock control reg-
													ister MR to	register A	
									21.10)					-	
TAPU0 (Tr		data	to Acc	umul	ator fi	rom		ter I	² U0))					
Instruction code	D9	0	1 0	1	0 1	1	D ₀	, 2	5	7]	Number of words	Number of cycles	Flag CY	Skip condition
					-		;	? L			16	1	1	-	_
Operation:	(A) ←	(PU0)										Grouping:	Input/Outp	ut operatio	n
												Description	: Transfers	the conte	nts of pull-up control
													register Pl	J0 to regist	er A.
TAPU1 (Tr	ansfer o	data	to Acc	umul	ator fi	rom	reais	ter l	PU1))					
Instruction	D9						D0		/			Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0	1	1 1	1	0 ,	2	5	E		words	cycles		·
	. , ,		. •				ا ا	2	1 " 1	_	16	1	1	_	-
Operation:	(A) ←	(PU1)										Grouping:	Input/Outp	ut operatio	n
															nts of pull-up control
			\		•								register Pl	J1 to regist	er A.
TAQ1 (Tra	nsfer da	ata to	Accu	mula	tor fro	m re	egist	er Q	1)						
Instruction	D9	0	1 0	0	0 1	0	D0		4	4]	Number of words	Number of cycles	Flag CY	Skip condition
-	1 0	0	1 0	101	0 1	0		2	4	4	16	1	1	-	-
Operation:	(A) ← ((Q1)										Grouping:	A/D conve	rsion opera	ation
•		,													ts of A/D control regis-
													ter Q1 to re		3

	nsfer data to Accumulator from register Q2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 0 0 0 1 0 1 2 2 4 5	words	cycles		· 		
		1	1	_	-		
Operation:	(A) ← (Q2)	Grouping:	A/D conve	rsion oner	ation		
•		Description			ts of A/D control regis-		
			ter Q2 to r	egister A.			
TAQ3 (Trai	nsfer data to Accumulator from register Q3)		- *				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 0 0 0 1 1 0 0 2 2 4 6	words	cycles	J	<u> </u>		
	1 0 0 1 0 0 0 1 1 0 2 2 4 0 16	1	1	_	-		
Operation:	(A) ← (Q3)	Grouping:	A/D conve	rsion opera	ation		
•		Description			ts of A/D control regis-		
			ter Q3 to re		-		
TASP (Trai	nsfer data to Accumulator from Stack Pointer)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 1 0 1 0 0 0 0 2 0 5 0	1	1	_	-		
Operation:	(A2–A0) ← (SP2–SP0)	Grouping:	Register to	o register transfer			
	$(A3) \leftarrow 0$	Description			s of stack pointer (SP)		
					s (A2-A0) of register A.		
		Note:			n is executed, "0" is		
			stored to the	TO JIG OIL	s) of register A.		
	nsfer data to Accumulator from register V1)	.	Nimel	FI- OX			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4	1	1	-	-		
Operation:	(A) ← (V1)	Grouping:	Interrupt o	peration			
		Description	register V1		nts of interrupt control r A.		

TAV2 (Tran	nsfer data to Accumulator from register V2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 1 0 1 0 1 0 1 0 1 2 0 5 5	words 1	cycles 1	_	_		
0	(A) (1(0)			ļ.,.			
Operation:	$(A) \leftarrow (V2)$	Grouping:	Interrupt o		its of interrupt contro		
				2 to registe			
TAW1 (Tra	nsfer data to Accumulator from register W1)		- *				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	-	_		
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer oper	ration			
		Description			s of timer control reg		
			ister W1 to	register A			
TAW2 (Tra	nsfer data to Accumulator from register W2)						
Instruction code	D9 D0 1 0 0 1 1 0 0 2 2 4 C 16	Number of words	Number of cycles	Flag CY	Skip condition		
	2	1	1	_	-		
Operation:	(A) ← (W2)	Grouping: Timer operation					
		Description	: Transfers		s of timer control reg		
TAW3 (Tra	nsfer data to Accumulator from register W3)						
Instruction code	D9 D0 1 0 0 1 1 0 1 2 4 D 40	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	- ,		
Operation:	(A) ← (W3)	Grouping:	Timer oper				
		Description	: Transfers		s of timer control reg		

TAW4 (Tra	nsfer data to Accumulator from register W4)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 0 1 1 1 0 ₂ 2 4 E ₁₆	1	1	-	_
Operation:	(A) ← (W4)	Grouping:	Timer ope		
		Description		the conten o register A	ts of timer control re
TANAE /Tro			-		
	nsfer data to Accumulator from register W5)	Niveshan of	Niverban of	Fla a CV	Oldin annulition
Instruction code	D9 D0 1 0 0 1 1 1 1 1 2 2 4 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(A) \leftarrow (W5)$	Grouping:	Timer ope	ration	
		Description		the content o register A	ts of timer control re
			ister W5 to	register A	•
TAW6 (Tra	nsfer data to Accumulator from register W6)				
Instruction code	D9 D0 1 0 1 0 0 0 0 0 2 2 5 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 0 1 0 0 0 2 2 3 0 16	1	1	_	_
Operation:	(A) ← (W6)	Grouping:	Timer ope		
		Description		the conten o register A	ts of timer control re
	sfer data to Accumulator from register X)				
Instruction code	D9 D0 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to	register tr	ansfer
		Description	n: Transfers ister A.	the conten	ts of register X to re
		1			



TAY (Trans	sfer data to Accumulator from register Y)	•	<u> </u>		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 1 ₂ 0 1 F ₁₆	words	cycles		
		1	1	_	_
Operation:	$(A) \leftarrow (Y)$	Grouping:	Register to	register tr	ansfer
		Description			s of register Y to regis-
			ter A.		
TAZ (Trans	sfer data to Accumulator from register Z)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 1 1 2 0 5 3	words	cycles		
	0 0 0 1 0 1 0 0 1 1 2 0 3 3 16	1	1	_	-
Operation:	$(A1, A0) \leftarrow (Z1, Z0)$	Grouping:	Register to	register tr	ansfer
-	$(A3, A2) \leftarrow 0$	Description			its of register Z to the
			low-order 2	2 bits (A1, A	Ao) of register A.
		Note:			n is executed, "0" is
				the high-o	rder 2 bits (A3, A2) of
			register A.		
TBA (Trans	sfer data to register B from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 1 0 2 0 0 E 16	1	1	_	-
Operation:	(B) ← (A)	Grouping:	Register to	register tr	ansfer
•		Description			s of register A to regis-
			ter B.		
TDA (Trans	sfer data to register D from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 2 0 2 9	1	1	_	-
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:	Register to	register tr	ansfer
		Grouping: Register to register transfer Description: Transfers the contents of the low-order bits (A2–A0) of register A to register D.			

	ansfer data to register E from Accumulator and regis				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 1 0 ₂ 0 1 A ₁₆	words	cycles		
		1	1	-	_
Operation:	(E7–E4) ← (B)	Grouping:	Register to	register t	ansfer
	$(E3-E0) \leftarrow (A)$	Description	n: Transfers	the conter	nts of register B to the
			-	nts of regis	–E4) of register E, and ter A to the low-order 4 er E.
TFR0A (Tr	ansfer data to register FR0 from Accumulator)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 0 0 2 2 8	words	cycles		
		1	1	_	-
Operation:	(FR0) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conter	its of register A to the
			port output	t structure	control register FR0.
TFR1A (Tr	ansfer data to register FR1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 0 1 2 2 2 9 16	1	1	_	_
Operation:	(FR1) ← (A)	Grouping:	Input/Outp	ut operatio	n
орогино		Description		•	its of register A to the
			port output	t structure	control register FR1.
TFR2A (Tr	ansfer data to register FR2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 1 0 2 2 A ₁₆	1	1	_	_
Operation:	(FR2) ← (A)	Craunings	Innut/Outo	ut aparatia	
Operation.	(FR2) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to t port output structure control register FR2			

	E INSTRUCTIONS (INDEX BY ALPHABET)	Contine			
	ansfer data to register FR3 from Accumulator)	L	N / *	El - 0\ .	
Instruction code	D9 D0 1 0 1 0 1 1 2 2 B 40	Number of words	Number of cycles	Flag CY	Skip condition
oouc	1 0 0 0 1 0 1 0 1 1 ₂ 2 2 B ₁₆	1	1	-	-
Operation:	(FR3) ← (A)	Grouping:	Input/Outp	ut operatio	n
					its of register A to the
			port output	t structure	control register FR3.
TI1Δ (Tran	sfer data to register I1 from Accumulator)		X		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 7	words	cycles	lag 0 i	Only condition
		1	1	_	_
Operation:	(I1) ← (A)	Grouping:	Interrupt o	peration	
		Description			s of register A to inter-
			rupt contro	l register l	1.
		1			
TI2A (Tran	sfer data to register I2 from Accumulator)	'			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 0 0 2 2 1 8 16	words 1	cycles 1		
		ļ ļ	ļ	_	
Operation:	$(I2) \leftarrow (A)$	Grouping:	Interrupt o	peration	
		Description			s of register A to inter-
			rupt contro	ol register l	2.
TJ1A (Tran	nsfer data to register J1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 0 1 0 2 2 0 2 16	words 1	cycles 1	_	
		'	'		
Operation:	$(J1) \leftarrow (A)$	Grouping:	Serial I/O	•	
		Description			s of register A to serial
			I/O control	register J1	

TK0A (Trai	nsfer data to register K0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 1 ₂ 2 1 B ₁₆	words	cycles		
	16	1	1	_	_
Operation:	$(K0) \leftarrow (A)$	Grouping:	Input/Outp	out operation	on
			: Transfers	the conten	ts of register A to key-
			on wakeup	o control re	gister K0.
			-		
	nsfer data to register K1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 0 0 2 2 1 4 1 ₆	Number of words	Number of cycles	Flag CY	Skip condition
	10	1	1	_	_
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	ut operation	n
		Description			ts of register A to key-
			on wakeur	control re	gister K1.
TK2A (Trai	nsfer data to register K2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 0 1 2 2 1 5	words 1	cycles 1	_	_
0	((0)	Grouping	Innut/Outn	ut operatio	nn
Operation:	$(K2) \leftarrow (A)$	Grouping: Description	Input/Outp		ts of register A to key-
			on wakeup		-
TMA j (Tra	nsfer data to Memory from Accumulator)				
Instruction code	D9 D0 1 0 1 0 1 1 j j j j 2 2 B j 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to re	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Grouping: RAM to register transfer Description: After transferring the contents of regis to M(DP), an exclusive OR operation is formed between register X and the vain the immediate field, and stores the rin register X.			



	ansfer data to register MR from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lag o i	Chap condition
	16	1	1	_	_
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ration	
·		Description			ts of register A to clock
			control reg	ister MR.	
TPAA (Trai	nsfer data to register PA from Accumulator)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	16	1	1	-	-
Operation:	(PA ₀) ← (A ₀)	Grouping:	Timer oper	ation	
•		Description	: Transfers t	he content	s of lowermost bit (Ao)
			register A t	o timer co	ntrol register PA.
TPSAB (Tr	ransfer data to Pre-Scaler from Accum <mark>ulato</mark> r and reg	jister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 0 1 2 2 3 5 16	words 1	cycles 1	_	_
Operation:	$ \begin{array}{l} (RPS7-RPS4) \leftarrow (B) \\ (TPS7-TPS4) \leftarrow (B) \end{array} $	Grouping: Timer operation			
	(RPS3-RPS0) ← (A) (TPS3-TPS0) ← (A)	Description: Transfers the contents of registe high-order 4 bits of prescaler and reload register RPS, and transfers tents of register A to the low-orde prescaler and prescaler reload RPS.			rescaler and prescaler and transfers the con- the low-order 4 bits of
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction	D9 Do	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	words 1	cycles 1	_	
		'	'		
Operation:	$(PU0) \leftarrow (A)$	Grouping:	Input/Outp	•	
		Description	up control		ts of register A to pull- J0.

TPU1A (Tr	ransfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 0 ₂ 2 2 E ₁₆	words	cycles		
	10	1	1	_	-
Operation:	(PU1) ← (A)	Grouping:	Input/Outp	ut operation	n
•		Description			ts of register A to pull
			up control	register Pl	J1.
TQ1A (Tra	nsfer data to register Q1 from Accumulator)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 0 2 2 0 4	words	cycles	J	<u> </u>
	16	1	1	_	_
Operation:	(Q1) ← (A)	Grouping:	A/D conve	rsion oners	ation
operation.		Description			ts of register A to A/[
			control reg		· ·
TQ2A (Tra	nsfer data to register Q2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 1 2 2 0 5	1	1	_	_
Operation:	(Q2) ← (A)	Grouping:	A/D conve	rsion opera	ation
•		Description			ts of register A to A/D
			control reg	ister Q2.	
	nsfer data to register Q3 from Accumulator)		I	l	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 0 0 0 0 1 1 1 0 2 2 0 6 16	1	1	-	-
Operation:	(Q3) ← (A)	Grouping:	A/D conve	rsion opera	ition
		Description	: Transfers to control reg		ts of register A to A/D

TR1AB (Tr	ansfer data to register R1 from Accumulator and reg	gister B)			
Instruction code	D9 D0 1 1 1 1 1 1 2 3 F 40	Number of words	Number of cycles	Flag CY	Skip condition
oodo	1 0 0 0 1 1 1 1 1 1 1 ₂ 2 3 F ₁₆	1	1	_	_
Operation:	(R17–R14) ← (B)	Grouping:	Timer ope	ration	I
	$(R13-R10) \leftarrow (A)$	Description	: Transfers	the conter	nts of register B to the
			high-order	4 bits (R1	7-R14) of reload regis
			ter R1, and	d the conte	ents of register A to the
			low-order	4 bits (R13	B-R10) of reload regis
			ter R1.		
TR3AB (Tr	ansfer data to register R3 from Accumulator and re	gister B)	7		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 1 1 0 2 3 B	words	cycles		
	1 0 0 0 1 1 1 0 1 1 2 2 0 1 16	1	1	_	_
		A A			
Operation:	$(R37-R34) \leftarrow (B)$	Grouping:	Timer oper	ration	
	$(R33-R30) \leftarrow (A)$	Description	: Transfers	the conter	nts of register B to the
			high-order	4 bits (R3	7-R34) of reload regis-
			ter R3, and	d the conte	ents of register A to the
			low-order	4 bits (R3	3-R30) of reload regis-
			ter R3.		
TRGA (Tra	nsfer data to register RG from Accum <mark>ulato</mark> r)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 0 0 1 2 2 0 9 16	words	cycles		
	2	1	1	_	_
Operation:	$(RG0) \leftarrow (A0)$	Grouping:	Clock cont	rol operati	on
		Description		the content	ts of register A to regis-
			ter RG.		
	ansfer data to register SI from Accumulator and regi	· · · · · ·	1		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 0 0 2 2 3 8 16	words	cycles		
		1	1	_	_
Operation:	(SI7–SI4) ← (B)	Grouping:	Serial I/O	pperation	<u>'</u>
	$(SI3-SI0) \leftarrow (A)$			•	nts of register B to the
					r–SI4) of serial I/O reg-
			-		fers the contents of
			-		order 4 bits (SI3-SI0) o
			serial I/O r		(510 510) 01
			Jonai I/O I	ogiotoi Oi.	

TV1A (Trai	nsfer data to register V1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	riay CT	Skip Condition
oouc	0 0 0 0 1 1 1 1 1 1 ₂ 0 3 F ₁₆	1	1	_	-
Operation:	(V1) ← (A)	Grouping:	Interrupt o	neration	
Operation.	$(VI) \leftarrow (A)$				s of register A to inter-
			rupt contro	ol register \	/1.
TVOA /Tro	nofor data to register \/2 from Accomputator		- *		
	nsfer data to register V2 from Accumulator)	Ni santana d	Ni sarin a sa a C	FI 0\(Older and differen
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt o		
		Description			s of register A to inter-
			rupt contro	I register \	' 2.
TW1A (Tra	insfer data to register W1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 0 2 2 0 E ₁₆	words	cycles		
		1	1	_	_
Operation:	(W1) ← (A)	Grouping:	Timer oper	ation	
		Description	: Transfers t	the content	s of register A to timer
			control reg	ister W1.	
TW2A (Tra	insfer data to register W2 from Accumulator)				
Instruction	D9 D0 1 0 0 0 0 1 1 1 1 2 2 0 F 46	Number of words	Number of cycles	Flag CY	Skip condition
-	1 0 0 0 0 0 1 1 1 1 2 2 0 1 16	1	1	-	-
Operation:	(W2) ← (A)	Grouping:	Timer oper	ation	
		Grouping: Timer operation Description: Transfers the contents of register A to time control register W2.			

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping: Description Number of words 1 Grouping: Description	Number of cycles 1 Timer ope	Flag CY ration the conten	Skip condition - ts of register A to tim Skip condition - ts of register A to tim
$(W3) \leftarrow (A)$ $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 Grouping: Description Number of words 1 Grouping:	Timer ope Transfers control reg Number of cycles 1 Timer ope Transfers	ration the conten gister W3. Flag CY ration the conten	Skip condition
nsfer data to register W4 from Accumulator) D9 D0 1 0 0 0 0 1 0 0 0 1 2 2 1 1 16	Number of words 1 Grouping:	Number of cycles 1 Timer ope 1: Transfers	Flag CY ration the conten	Skip condition
D9	Number of words 1 Grouping:	Number of cycles 1 Timer ope 1: Transfers	Flag CY ration the conten	Skip condition
D9	words 1 Grouping:	Timer ope	ration the conten	
D9	words 1 Grouping:	Timer ope	ration the conten	
	Grouping:	Timer ope Transfers	the conten	ts of register A to tim
(W4) ← (A)		n: Transfers	the conten	ts of register A to tim
nsfer data to register W5 from Accumulator)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	_	_
(W5) ← (A)	Grouping:			
	Description			is of register A to tim
nsfer data to register W6 from Accumulator)	I			
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	_
(W6) ← (A)	Grouping: Timer operation Description: Transfers the contents of register A to ti control register W6.			
	$(W5) \leftarrow (A)$ Usfer data to register W6 from Accumulator) $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$(W5) \leftarrow (A) \\ \hline \textbf{Grouping:} \\ \hline \textbf{Description} \\ \hline \textbf{D9} \\ \hline \textbf{1} \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0$	$(W5) \leftarrow (A) \\ \hline \textbf{Grouping:} & Timer oper \\ \hline \textbf{Description:} & Transfers \\ \hline control reg \\ \hline \textbf{Sfer data to register W6 from Accumulator)} \\ \hline \textbf{D9} & \textbf{D0} \\ \hline \textbf{1} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} \\ \hline \textbf{1} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} \\ \hline \textbf{2} & \textbf{1} & \textbf{3} & \textbf{16} \\ \hline \textbf{Grouping:} & Timer oper \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} & Transfers \\ \hline \textbf{Timer oper} \\ \hline \textbf{Description:} \\ \hline Description:$	$(W5) \leftarrow (A) \\ \hline \textbf{Grouping:} & Timer operation \\ \hline \textbf{Description:} & Transfers the content control register W5. \\ \hline \textbf{Do} & \textbf{Do} \\ \hline \textbf{1} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{1} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{1} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{1} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{2} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} \\ \hline \textbf{0} & \textbf{0} & \textbf{0} & \textbf{0} & \textbf$

	sfer data to register Y from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 1 0 0 ₂ 0 0 C ₁₆	1	1	_	-
Operation:	$(Y) \leftarrow (A)$	Grouping:	Register to	register t	ransfer
oporación:					ts of register A to regis-
			ter Y.		
WRST (\W/a	atchdog timer ReSeT)		- *		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Tag OT	OKIP CONDITION
	16	1	1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other oper	ration	
	After skipping, (WDF1) ← 0	Description			uction when watchdog
		timer flag WDF1 is "1." After skippir (0) to the WDF1 flag. When the W is "0," executes the next instruction stops the watchdog timer function ecuting the WRST instruction immafter the DWDT instruction.			
XAM j (eXd	change Accumulator and Memory data)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
oouc		1	1	_	_
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$	Description	: After exch	nanging th	ne contents of M(DP)
	j = 0 to 15		with the co	ntents of r	egister A, an exclusive
			OR operat	ion is perf	ormed between regis-
			ter X and t	he value j	in the immediate field
			and stores	the result	in register X.
XAMD j (e)	Schange Accumulator and Memory data and Decrei	nent regist	er Y and sk	(ip)	
		A1 1 6	Number of	Flag CY	Skip condition
Instruction	D9 D0	Number of words	cycles		
	D9		cycles 1	_	(Y) = 15
Instruction code	1 0 1 1 1 1 j j j j ₂ 2 F j ₁₆	words	1 RAM to reg		sfer
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	1 RAM to rec After exch	anging th	sfer ne contents of M(DP)
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	RAM to reg : After exch with the co	nanging the ntents of r	fer le contents of M(DP) egister A, an exclusive
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	RAM to rec : After exch with the co OR operat ter X and t	nanging the ntents of r ion is perf he value j	sfer ne contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field,
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	RAM to rec : After exch with the co OR operat ter X and t and stores	nanging the ntents of r ion is perf he value j the result	sfer ne contents of M(DP) ne contents of M(DP) negister A, an exclusive normed between regis- in the immediate field, in register X.
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	RAM to reg : After exch with the co OR operat ter X and t and stores Subtracts As a resul	nanging the ntents of received in the result the result to for subtraction and the result to four the result to four the resubtraction the received in the rec	sfer ne contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field,

XAMI j (eX	change Accumulator and Memory data and Incre	eme	ent register	Y and skip)		
Instruction	D9 D0 1 1 1 1 0 i i i i 2 E i	7	Number of words	Number of cycles	Flag CY	Skip condition	
		⊿16	1	1	-	(Y) = 0	
Operation:	$(A) \longleftrightarrow (M(DP))$		Grouping:	RAM to register transfer			
орегацоп.	$(X) \leftarrow (X)EXOR(j)$ $(X) \leftarrow (X)EXOR(j)$ $(Y) \leftarrow (Y) + 1$		Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w	ntents of rion is perfine value jithe result he contentiation, within the contentiation, within the contentiation, within the contentiation.	re contents of M(DP) register A, an exclusive formed between regisin the immediate field, in register X. ts of register Y. As a rethen the contents of e next instruction is ontents of register Y is ction is executed.	

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Parameter						In	stru	ction	cod	le					er of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa	adeo otati		Number of words	Number of cycles	Function
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	E	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	E	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)
<u>_</u>	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
Register to register transfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7−E4) ← (B) (E3−E0) ← (A)
egister	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
er to i	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	(A2–A0) ← (SP2–SP0) (A3) ← 0
	LXY x, y	1	1	х3	X 2	X1	X0	уз	у2	y 1	y0	3	x	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
Iresses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
<u>«</u>	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15
fer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \longleftrightarrow (X) EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \longleftrightarrow (Y) - 1 \end{array} $
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	TMA j	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of register B to register A.
_	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	_	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	_	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	_	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
_	_	Transfers the contents of register X to regis <mark>ter A.</mark>
-	_	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
_	_	Loads the value z in the immediate field to register Z.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	- 4	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-		After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15		After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0		After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
-	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



	INE INS				-110							-0,	,00	Т			
Parameter						In	stru	ction	cod	le				_ ;	er of	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexad not	decim ation	al	Number of words	Number c cycles	1 diletion
	LA n	0	0	0	1	1	1	n	n	n	n	0	7 n		1	1	(A) ← n n = 0 to 15
	ТАВР р	0	0	1	0	p5	p4	рз	p2	p1	p0		8 p +p		1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) - 1$
	AM	0	0	0	0	0	0	1	0	1	0	0 (0 A		1	1	$(A) \leftarrow (A) + (M(DP))$
peration	AMC	0	0	0	0	0	0	1	0	1	1	0 (0 B		1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6 n		1	1	$(A) \leftarrow (A) + n$ n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1 8		1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1 9		1	1	$(A) \leftarrow (A) \ OR \ (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0 (0 7		1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0 (0 6		1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0 :	2 F		1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1 C		1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1 D		1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5 C	. 1	1	1	$ (Mj(DP)) \leftarrow 1 $ $ j = 0 \text{ to } 3 $
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0 -	4 C	- 1	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	0 :	2 ј		1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0 :	2 6		1	1	(A) = (M(DP))?
Comparison operation	SEA n	0	0	0	0	1	0	0 n	1 n	0 n	1 n		2 5 7 n		2	2	(A) = n? n = 0 to 15
<u></u>	0 to 47 for M3																

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8.



Skip condition	Carry flag CY	Datailed description
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
-	_	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
-	- 1	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



MACHINE INSTRUCTIONS (continued)

Ba	Parameter						In	stru	ction	cod	е					er of	er of	
Balland Bal		Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	1			Number of words	Number of cycles	Function
## ## ## ## ## ## ## ## ## ## ## ## ##		Ва	0	1	1	a6	a5	a4	аз	a2	a 1	a 0	1		а	1	1	(PCL) ← a6–a0
BM a	ation	BL p, a	0	0	1	1	1	p4	рз	p2	р1	po	0			2	2	
BM a	ch ope		1	0	p 5	a6	a 5	a 4	аз	a2	a1	a 0	2		а			
BM a	Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	
BML p, a 0 0 1 1 0 p4 p3 p2 p1 p0 0 C p 2 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6-a0			1	0	p5	p4	0	0	рз	p2	р1	po	2	р	p			(25, 10, 20, 20, 20, 20, 20, 20, 20, 20, 20, 2
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		ВМ а	0	1	0	a 6	a 5	a4	a 3	a2	a 1	a 0	1	а	а		1	(SK(SP)) ← (PC) (PCH) ← 2
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0			2	2	$(SK(SP)) \leftarrow (PC)$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	outine		1	0	p 5	a 6	a 5	a 4	a 3	a2	a1	a 0	2					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	0	p5	p4	0	0	рз	p2	p 1	po	2	р	p			(PCH) ← p (Note)
	c	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	
	ırn operatio	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	
(SP) ← (SP) − 1	Retu	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8.

Skip condition	Carry flag CY	Datailed description
-	_	Branch within a page: Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-	_	Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

\			Instruction code 5													Τ	
Parameter	Mnemonic						Suu	CUOI							umber o words	ber o	Function
Type of \		D 9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	1	ade otati	cimal on	Number words	Number of cvcles	
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	I12 = 1 : (INT0) = "H" ?
on																	I12 = 0 : (INT0) = "L" ?
oerati	SNZI1	0	0	0	0	1	1	1	0	1	1		3	R	1	1	I22 = 1 : (INT1) = "H" ?
upt op	014211	0	O	Ü	Ü	•	•		Ü	•	•	ľ	Ü				122 - 1 : ((((1)) - 1) :
Interrupt operation																	I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	E	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
Ę	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
əratic	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
Timer operation	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
Time	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)

Skip condition	Carry flag CY	Datailed description
-	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When $V10 = 0$: Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	_	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	-	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	-	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
_	_	Transfers the contents of interrupt control register V1 to register A.
_	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
_	_	Transfers the contents of register A to interrupt control register I1.
_	- ,	Transfers the contents of interrupt control register I2 to register A.
_	_	Transfers the contents of register A to interrupt control register I2.
-	_	Transfers the contents of register A to timer control register PA.
-	_	Transfers the contents of timer control register W1 to register A.
-	_	Transfers the contents of register A to timer control register W1.
_	_	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
-	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer control register W4 to register A.
-	_	Transfers the contents of register A to timer control register W4.



Parameter						In	stru	ction	cod	le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa	ade otati		Number of words	Number of cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
 	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	(R37-R34) ← (B) (T37-T34) ← (B) (R33-R30) ← (A) (T33-T30) ← (A)
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	T4HAB	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17-R14) ← (B) (R13-R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47−T40) ← (R4L7−R4L0)

		,
Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of timer control register W5 to register A.
-	-	Transfers the contents of register A to timer control register W5.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	_	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
_	-	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	_	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-	-	Transfers the contents of timer 4 reload register R4L to timer 4.
_	_	



Parameter						In	stru	ction	cod	le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀		ade otati	cimal on	Number of words	Number of cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 0: NOP
eration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 $V20 = 0$: NOP
=	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V21 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0 V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	$(A) \leftarrow (P1)$
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P22−P20) ← (A2−A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	(A) ← (P4)
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	(P4) ← (A)
	IAP5	1	0	0	1	1	0	0	1	0	1	2	6	5	1	1	(A) ← (P5)
ation	OP5A	1	0	0	0	1	0	0	1	0	1	2	2	5	1	1	(P5) ← (A)
nput/Output operation	IAP6	1	0	0	1	1	0	0	1	1	0	2	6	6	1	1	(A) ← (P6)
utbut	OP6A	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	(P6) ← (A)
ont/O	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
dul	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$ (D(Y)) \leftarrow 1 $ $ (Y) = 0 \text{ to } 7 $
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ? (Y) = 0 to 7
		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Ε	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)

		7
Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	_	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	_	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	_	Skips the next instruction when the contents of bit 0 (V2o) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	_	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the contents of T4F flag is "1." After skipping, clears (0) to T4F flag.
_	-	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
-	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to register A.
-	_	Outputs the contents of register A to port P2.
_	_	Transfers the input of port P3 to register A.
-	_	Outputs the contents of register A to port P3.
-	_	Transfers the input of port P4 to register A.
_	_	Outputs the contents of register A to port P4.
_	_	Transfers the input of port P5 to register A.
_	_	Outputs the contents of register A to port P5.
_	_	Transfers the input of port P6 to register A.
_	_ 1	Outputs the contents of register A to port P6.
_	_	Sets (1) to all port D.
_	_	Clears (0) to a bit of port D specified by register Y.
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Transfers the contents of pull-up control register PU0 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU1 to register A.
_	_	Transfers the contents of register A to pull-up control register PU1.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter		Instruct											٠ , ,	J.			
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀		ade	cimal on	Number words	Number of cycles	Function
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	$(KO) \leftarrow (A)$
_	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
Input/Output operation	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
nt ope	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
Outpu	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
Jhndr	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
<u> </u>	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	$(FR1) \leftarrow (A)$
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	TFR3A	1	0	0	0	1	0	1	0	1	1	2	2	В	1	1	(FR3) ← (A)
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$
tion	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
Serial I/O operation	SST	1	0	1	0	0	1	1	1	1	0	2	9	Е	1	1	(SIOF) ← 0 Serial I/O starting
Serial I/	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) \leftarrow 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0		0		1	1	(J1) ← (A)
	CMCK	1	0	1	0	0	1	1	0	1	0	2	9	Α	1	1	Ceramic resonator selected
tion	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
Clock operation	CYCK	1	0	1	0	0	1	1	1	0	1	2	9	D	1	1	Quartz-crystal oscillator selected
l ock	TRGA	1	0	0	0	0	0	1	0	0	1		0		1	1	$(RG_0) \leftarrow (A_0)$
O	TAMR	1	0	0	1	0	1	0	0	1	0		5		1		(A) ← (MR)
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	(MR) ← (A)

\overline{c}	
Carry flag (Datailed description
-	Transfers the contents of key-on wakeup control register K0 to register A.
-	Transfers the contents of register A to key-on wakeup control register K0.
-	Transfers the contents of key-on wakeup control register K1 to register A.
-	Transfers the contents of register A to key-on wakeup control register K1.
-	Transfers the contents of key-on wakeup control register K2 to register A.
-	Transfers the contents of register A to key-on wakeup control register K2.
-	Transferts the contents of register A to port output format control register FR0.
-	Transferts the contents of register A to port output format control register FR1.
-	Transferts the contents of register A to port output format control register FR2.
-	Transferts the contents of register A to port output format control register FR3.
	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of serial I/O register SI to register A.
	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the contents of register A to the low-order 4 bits of serial I/O register SI.
-	Clears (0) to SIOF flag and starts serial I/O.
	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.
-	Transfers the contents of serial I/O control register J1 to register A.
-	Transfers the contents of register A to serial I/O control register J1.
-	Selects the ceramic resonator for main clock f(XIN).
-	Selects the RC oscillation circuit for main clock f(XIN).
-	Selects the quartz-crystal oscillation circuit for main clock f(XIN).
-	Transfers the contents of clock control regiser RG to register A.
-	Transfers the contents of clock control regiser MR to register A.
-	Transfers the contents of register A to clock control register MR.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter						In	stru	ction	cod	le					ır of Is	ir of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	1	ade otati	cimal on	Number of words	Number of cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) Q13 = 1: (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$
ation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
ion opera	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	(ADF) ← 0 A/D conversion starting
A/D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: NOP
∢	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	(A) ← (Q2)
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	(A) ← (Q3)
	TQ3A	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	(Q3) ← (A)
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EDOE.	_		_		0		4	0		4		_	_			DOE in odmination walled
	EPOF	0	0	0	1	0	1	1	0	1	1		5		1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
ration	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
Other operation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
Ot	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence

Skip condition	Carry flag CY	Datailed description
-	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD6) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
-	_	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	_	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
-	-	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	_	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
_	-	Transfers the contents of A/D control register Q1 to register A.
_	_	Transfers the contents of register A to A/D control register Q1.
_	_	Transfers the contents of A/D control register Q2 to register A.
_	_	Transfers the contents of register A to A/D control register Q2.
_	_	Transfers the contents of A/D control register Q3 to register A.
_	_	Transfers the contents of register A to A/D control register Q3.
_	-	No opera <mark>tio</mark> n; Adds 1 to program counter value, and others remain unchanged.
_	-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
_	_	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	_	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	_	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
_	-	System reset occurs.
1		



INSTRUCTION CODE TABLE

11101	1100	11011	OOL	JE 1 <i>F</i>	OLL													_	
1	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	011000
D3-D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F		18–1F
0000	0	NOP	BLA	SZB 0	BMLA	-	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32	TABP 48*	BML	BML	BL	BL	ВМ	В
0001	1	SRST	CLD	SZB 1	-	_	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33	TABP 49*	BML	BML	BL	BL	ВМ	В
0010	2	POF	-	SZB 2		-	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34	TABP 50*	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	_	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35	TABP 51*	BML	BML	BL	BL	ВМ	В
0100	4	DI	RD	SZD	1	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36	TABP 52*	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37	TABP 53*	BML	BML	BL	BL	ВМ	В
0110	6	RC	ı	SEAM	-	RTI	_	A 6	LA 6	TABP 6	TABP 22	TABP 38	TABP 54*	BML	BML	BL	BL	ВМ	В
0111	7	sc	DEY	_	-	_	_	A 7	LA 7	TABP 7	TABP 23	TABP 39	TABP 55*	BML	BML	BL	BL	ВМ	В
1000	8	-	AND	_	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24	TABP 40	TABP 56*	BML	BML	BL	BL	ВМ	В
1001	9	_	OR	TDA	SNZ1	LZ 1	_	A 9	LA 9	TABP 9	TABP 25	TABP 41	TABP 57*	BML	BML	BL	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42	TABP 58*	BML	BML	BL	BL	ВМ	В
1011	В	AMC	ı	_	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43	TABP 59*	BML	BML	BL	BL	ВМ	В
1100	С	TYA	СМА	_	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44	TABP 60*	BML	BML	BL	BL	ВМ	В
1101	D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45	TABP 61*	BML	BML	BL	BL	ВМ	В
1110	Е	ТВА	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46	TABP 62*	BML	BML	BL	BL	ВМ	В
1111	F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47	TABP 63*	BML	BML	BL	BL	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• * cannot be used in the M34519M6.



INSTRUCTION CODE TABLE (continued)

	09–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	ТWЗА	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	TAB3	SNZT3	_	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	ı	TW6A	ОРЗА	T4AB	I	TAI1	IAP3	TAB4	SNZT4	ı	ı	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	OP4A		TAQ1	TAI2	IAP4	_	_	ı	1	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	OP5A	TPSAB	TAQ2	I	IAP5	TABPS	_	-	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	TQ3A	TMRA	OP6A	_	TAQ3	TAK0	IAP6	_	_	ı	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	T4HAB	-	TAPU0	_	_	SNZAD	T4R4L	4	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	-	TI2A	TFR0A	TSIAB	ı	I		TABSI	SNZSI	4		TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	-	TFR1A	TADAB	TALA	TAK1	_	TABAD	(_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	_	-	TFR2A	_		TAK2	_	-<	-	СМСК	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	ı	TK0A	TFR3A	TR3AB	TAW1	ı	-	7	_	CRCK	ı	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	ı	ı	-	ı	TAW2	ı	ı	4	_	DWDT	ı	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	-	-	TPU0A	_	TAW3	J	1	_	_	CYCK	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	_	TAW4	TAPU1	_	_	_	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	-	TR1AB	TAW5	_	_	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "—."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1р	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



Absolute maximum ratings

Symbol	Parameter	Condit	ions	Ratings	Unit
VDD	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage			-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, P5, P6, D0-D7, RESET, XIN, VDCE				
Vı	Input voltage Sck, Sin, CNTR0, CNTR1, INT0, INT1	-0.3 to VDD+0.3	V		
Vı	Input voltage AIN0-AIN7			-0.3 to VDD+0.3	V
Vo	Output voltage	Output transistors	in cut-off state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, P5, P6, D0-D7, RESET				
Vo	Output voltage Scк, Sout, CNTR0, CNTR1	Output transistors	in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage Xout			-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	42P2R-A	300	mW
Topr	Operating temperature range			-20 to 85	°C
Teta	Storage temperature range			-40 to 125	°C



Recommended operating conditions 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	ins		Limits		Unit
				Min.	Тур.	Max.	
VDD	Supply voltage	Mask ROM version	f(STCK) ≤ 6 MHz	4.0		5.5	V
	(when ceramic resonator/on-chip		f(STCK) ≤ 4.4 MHz	2.7		5.5	
	oscillator is used)		f(STCK) ≤ 2.2 MHz	2.0		5.5	1
			f(STCK) ≤ 1.1 MHz	1.8		5.5	
		One Time PROM version		4.0		5.5	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	1
			f(STCK) ≤ 2.2 MHz	2.5		5.5	
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)			A.A.			
Vdd	Supply voltage	Mask ROM version	$f(XIN) \le 50 \text{ kHz}$	2.0		5.5	V
	(when quartz-crystal oscillator is used)	One Time PROM version	f(XIN) ≤ 50 kHz	2.5		5.5	V
VRAM	RAM back-up voltage	Mask ROM version	at RAM back-up mode	1.6			V
		One Time PROM version	at RAM back-up mode	2.0			V
Vss	Supply voltage				0		V
VIH	"H" level input voltage	P0, P1, P2, P3, P4, P5, P6	6, Do-D7, VDCE, XIN	0.8Vpp		VDD	V
VIH	"H" level input voltage	RESET		0.85Vpd		VDD	V
VIH	"H" level input voltage	SCK, SIN, CNTR0, CNTR1	, INTO, INT1	0.85Vpd		VDD	V
VIL	"L" level input voltage	P0, P1, P2, P3, P4, P5, P6	6, Do-D7, VDCE, XIN	0		0.2VDD	V
VIL	"L" level input voltage	RESET		0		0.3VDD	V
VIL	"L" level input voltage	SCK, SIN, CNTRO, CNTR1	, INT0, INT1	0		0.15VDD	V
Іон(peak)	"H" level peak output current	P0, P1, P5, D0-D7	VDD = 5 V			-20	mA
,		CNTR0, CNTR1	VDD = 3 V			-10	İ
Iон(avg)	"H" level average output current	P0, P1, P5, D0-D7	VDD = 5 V			-10	mA
- (3)	(Note)	CNTR0, CNTR1	VDD = 3 V			-5	1
IOL(peak)	"L" level peak output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			24	mA
α ,		SCK, SOUT	VDD = 3 V			12	1
IOL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
()		,	VDD = 3 V			4	1
IOL(peak)	"L" level peak output current	D0-D5	VDD = 5 V			24	mA
()			VDD = 3 V			12	1
IOL(peak)	"L" level peak output current	D6. D7	VDD = 5 V			40	mA
ioz(podit)	2 lovel pour output outlone	CNTR0, CNTR1	VDD = 3 V			30	1
loL(avg)	"L" level average output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			12	mA
ior(avg)	(Note)	SCK, SOUT	VDD = 3 V			6	1
loL(avg)	"L" level average output current	P3, RESET	VDD = 5 V			5	mA
ioc(avg)	(Note)	, KEGET	VDD = 3 V			2	1
loL(avg)	"L" level average output current	D0-D5	VDD = 5 V			15	mA
ioc(avg)	- · · · · · · · · · · · · · · · · · · ·	00-05	VDD = 3 V			7	- ""
101 (2)(2)	(Note) "L" level average output current	D6, D7	VDD = 5 V VDD = 5 V			30	mA
IoL(avg)	- · · · · · · · · · · · · · · · · · · ·	CNTR0, CNTR1	VDD = 3 V VDD = 3 V			15	1117
Elou/acca)	(Note)	·					mA
ΣIOH(avg)	"H" level total average current	P5, D0-D7, CNTR0, CNTF	< 1			-60 60	IIIA
Elect ((1.11	P0, P1	ITDO ONTO			-60	- A
ΣIOL(avg)	"L" level total average current	P2, P5, D0-D7, RESET, CN	NIKU, CNIK1			80	mA
		P0, P1, P3, P4, P6				80	1

Note: The average output current is the average value during 100 ms.




Recommended operating conditions 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
Cymbol	raiancter				Min.	Тур.	Max.	Orm
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.0 to 5.5 V			4.4	
				VDD = 1.8 to 5.5 V			2.2	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			6.0	1
				VDD = 1.8 to 5.5 V			4.4	1
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			6.0	
		version		VDD = 2.7 to 5.5 V			4.4	1
				VDD = 2.5 to 5.5 V			2.2	
		Frequency/2 mode VDD = 2.7 to					6.0	1
				VDD = 2.5 to 5.5 V			4.4	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	1
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 \	I				4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2	1
	external clock input)			VDD = 2.0 to 5.5 V			1.6	1
				VDD = 1.8 to 5.5 V			0.8	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	1
				VDD = 2.0 to 5.5 V			3.2	1
				VDD = 1.8 to 5.5 V			1.6	1
	1		Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8]
				VDD = 1.8 to 5.5 V			3.2	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	1
		version		VDD = 2.7 to 5.5 V			3.2	1
				VDD = 2.5 to 5.5 V			1.6	1
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	1
				VDD = 2.5 to 5.5 V			3.2	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	1

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



Recommended operating conditions 3

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	one		Limits		Unit
Cymbol	Farameter	Condition	UIIS	Min.	Тур.	Max.	Offic
f(XIN)	Oscillation frequency	Mask ROM version	VDD = 2.0 to 5.5 V			50	kHz
	(with a quartz-crystal oscillator)	One Time PROM version	VDD = 2.5 to 5.5 V			50	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR0, CNTR1		3/f(STCK)			s
	("H" and "L" pulse width)						
f(Sck)	Serial I/O external input frequency	Sck				f(STCK)/6	Hz
tw(Sck)	Serial I/O external input frequency	Sck		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	Mask ROM version	$VDD = 0 \rightarrow 1.8 \text{ V}$			100	μs
	valid supply voltage rising time	One Time PROM version	$VDD = 0 \rightarrow 2.5 \text{ V}$			100	



Electrical characteristics 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Tes	t conditions		Limits		Unit	
				Min.	Тур.	Max.		
Voн	"H" level output voltage	VDD = 5 V	IOH = -10 mA	3			V	
	P0, P1, P5, D0–D7, CNTR0, CNTR1		IOH = -3 mA	4.1				
		VDD = 3 V	IOH = -5 mA	2.1				
			IOH = -1 mA	2.4				
VOL	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V	
	P0, P1, P2, P4, P5, P6		IOL = 4 mA			0.9		
	SCK, SOUT	VDD = 3 V	IOL = 6 mA			0.9		
			IOL = 2 mA			0.6		
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V	
	P3, RESET		IOL = 1 mA			0.9		
		VDD = 3 V	IOL = 2 mA			0.9		
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V	
	D0-D5		IOL = 5 mA			0.9		
		VDD = 3 V	IOL = 9 mA			1.4		
			IOL = 3 mA			0.9		
VoL	"L" level output voltage	VDD = 5 V	IOL = 30 mA			2	V	
	D6, D7, CNTR0, CNTR1		IOL = 10 mA			0.9		
		VDD = 3 V	IOL = 15 mA			2		
			IOL = 5 mA			0.9		
liн	"H" level input current	VI = VDD			2	μΑ		
	P0, P1, P2, P3, P4, P5, P6,	Ports P4, P6 selected						
	D0-D7, VDCE, RESET,							
	SCK, SIN, CNTR0, CNTR1,							
	INTO, INT1							
liL	"L" level input current	VI = 0 V				-2	μΑ	
	P0, P1, P2, P3, P4, P5, P6,	P0, P1 No pull-up Ports P4, P6 selected						
	D0-D7, VDCE,							
	SCK, SIN, CNTR0, CNTR1,							
	INTO, INT1							
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ	
	P0, P1, RESET		VDD = 3 V	50	120	250		
VT+ - VT-	Hysteresis	VDD = 5 V			0.2		V	
	SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 3 V			0.2		•	
VT+ - VT-	Hysteresis RESET	VDD = 5 V			1		V	
		VDD = 3 V			0.4			
f(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kHz	
,,	,	VDD = 3 V		100	250	400	1	
		Mask ROM version	VDD = 1.8 V	30	120	200	•	
Δf(XIN)	Frequency error	$VDD = 5 V \pm 10 \%, Tag{7}$		"		±17	%	
	(with RC oscillation,	1.23 0.2.370, 10	•				"	
	error of external R, C not included)	VDD = 3 V ± 10 %, Ta	a = 25 °C			±17	%	
	(Note)		-				~	

Note: When RC oscillation is used, use the external 30 pF or 33 pF capacitor (C).



Electrical characteristics 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)


Symbol		Parameter	Toot	conditions		Limits		Unit
Symbol		Falailletei	rest	Conditions	Min.	71		
DD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	1
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2		1.5	3.0	
				f(STCK) = f(XIN)		2.0	4.0	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1.0]
				f(STCK) = f(XIN)/2	1	0.6	1.2	1
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μΑ
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	
		oscillator,		f(STCK) = f(XIN)/2		65	130]
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	1
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μΑ
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	1
				f(STCK) = f(XIN)/2		14	28	
				f(STCK) = f(XIN)		15	30	
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μΑ
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	1
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	
				f(STCK) = f(RING)		150	300	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μΑ
				f(STCK) = f(RING)/4		15	30	
				f(STCK) = f(RING)/2		20	40	
				f(STCK) = f(RING)		35	70	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μΑ
		(POF instruction execution)	VDD = 5 V				10	
			VDD = 3 V				6	

A/D converter recommended operating conditions


(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditi	Conditions		Limits		
Symbol	Farameter Conditions			Min.	Тур.	Max.	Unit
VDD	Supply voltage	Mask ROM version		2.0		5.5	V
		One Time PROM version		3.0		5.5]
VIA	Analog input voltage			0		VDD	V
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	1
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8		1.8]
		One Time PROM version	VDD = 4.0 to 5.5 V	0.8		334	
1			VDD = 3.0 to 5.5 V	0.8		123]

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >



A/D converter characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test con	ditions		Limits		- Unit
Symbol	Farameter	Test cor	luitions	Min.	Тур.	Max.	Onic
_	Resolution					10	bits
_	Linearity error	2.7 (3.0) $V \le VDD \le 5.5 V(())$: One Time PROM version)				±2	LSB
		Mask ROM version	$2.2 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			±4	
_	Differential non-linearity error	$2.2 (3.0) V \le VDD \le 5.5 V (():$	One Time PROM version)			±0.9	LSB
Vот	Zero transition voltage	voltage Mask ROM version	VDD = 5.12 V	0	10	20	mV
			VDD = 3.072 V	0	7.5	15	
			VDD = 2.56 V	0	7.5	15	
		One Time PROM version	VDD = 5.12 V	0	15	30	
			VDD = 3.072 V	3	13	23	
VFST	Full-scale transition voltage	Mask ROM version	VDD = 5.12 V	5105	5115	5125	mV
			VDD = 3.072 V	3064.5	3072	3079.5	
			VDD = 2.56 V	2552.5	2560	2567.5	
		One Time PROM version	VDD = 5.12 V	5100	5115	5130	
			VDD = 3.072 V	3065	3075	3085	
_	Absolute accuracy	Mask ROM version	2.0 V ≤ VDD < 2.2 V			±8	LSB
	(Quantization error excluded)						
IADD	A/D operating current	VDD = 5 V			150	450	μΑ
	(Note 1)	VDD = 3 V			75	225	1
TCONV	A/D conversion time	f(XIN) = 6 MHz				31	μs
		f(STCK) = f(XIN) (XIN through	gh mode)				
		ADCK=INSTCK/6					
_	Comparator resolution					8	bits
_	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV
			VDD = 3.072 V			±15	
			VDD = 2.56 V			±15	
		One Time PROM version	VDD = 5.12 V			±30	
			VDD = 3.072 V			±23	1
_	Comparator comparison time	f(XIN) = 6 MHz				4	μs
		f(STCK) = f(XIN) (XIN through	gh mode)				
		ADCK=INSTCK/6					

- Logic value of comparison voltage Vref-

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in D/A converter can be obtained by the following formula.


Voltage drop detection circuit characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
Symbol	Farameter	Test conditions	Min.	Тур.	Max.	- Unit
VRST-	Detection voltage	Ta = 25 °C	3.3	3.5	3.7	V
	(reset occurs) (Note 1)		2.7		4.2	
			2.6		4.2	
VRST+	Detection voltage	Ta = 25 °C	3.5	3.7	3.9	V
	(reset release) (Note 2)		2.9		4.4	
			2.8		4.4	
VRST+ -	Detection voltage hysteresis			0.2		V
VRST-						
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μΑ
		VDD = 3 V	AA	30	60	
TRST	Detection time	$VDD \rightarrow (VRST0.1 V) (Note 4)$	3,4	0.2	1.2	ms

- Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
 - 2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
 - 3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).
 - 4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- 0.1 V].

Basic timing diagram



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4519 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM

Table 23 shows the product of built-in PROM version. Figure 75 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 23 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519E8FP	8192 words	384 words	42P2R-A	One Time PROM [shipped in blank]




Fig. 75 Pin configuration of built-in PROM version

(1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

• Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 76.

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 77 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

(3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Table 24 Programming adapter

Microcomputer	Name of Programming Adapter
M34519E8FP	PCA7441




Fig. 76 PROM memory map





Fig. 77 Flow of writing and test of the product shipped in blank

Package outline



REVISION HISTORY

4519 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Jan. 14, 2003		First edition issued
	Apr. 15, 2003		Some values of the following table are revised.
		149	RECOMMENDED OPERATING CONDITIONS 1;
			Supply voltage (when quartz-crystal oscillator is used)
			RAM back voltage
		151	RECOMMENDED OPERATING CONDITIONS 3;
			Oscillation frequency (with a quartz-crystal oscillator)
		154	A/D CONVERTER RECOMMENDED OPERATING CONDITIONS;
			Supply voltage
			A/D conversion clock frequency
		155	A/D CONVERTER CHARACTERISTCS;
			• Linearity error
			Differential non-linearity error
			Zero transition voltage
			Full-scale transition voltage
		156	Comparator error Contract property of the contract of
		156	VOLTAGE DROP DETECTION CIRCUIT;
			 Detection voltage (reset occurs) Detection voltage (reset release)
3.00	Jul. 27, 2004	All pages	Words standardized: On-chip oscillator, A/D converter
3.00	Jul. 27, 2004	3	PERFORMANCE OVERVIEW: Power dissipation revised.
		4	PIN DESCRIPTION: Description of RESET pin revised.
		15	Port block diagram (8): Period measurement circuit added.
		25	Fig.17: Period measurement circuit added.
		28	Fig.20 revised.
		29	Fig.23 revised.
		33	Fig.26: Note added.
		34	Table 10 W13: (Note 2) added, W23: (Note 2) eliminated.
		39	(12): Some description added.
		40	(14): Some description added.
		44	Some description added.
		45	Fig.33: "DI" instruction added.
		46	Table 11: Relative accuracy revised.
		58	Fig.46: SRST instruction added.
		71	1) Timer 4: Some description added.
		73	Fig.64 revised.
		74	Fig.67 revised.
		76	Note on Power Source Voltage added.
		77 70	I13, I12: (Note 2) added. W13: (Note 2) added, and Note 2 added.
		78	SNZ0, SNZ1 revised.
		86 157	Fig.73 revised.
2.04	L. 45 0005		<u> </u>
3.01	Jun.15, 2005		
		41	•Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts, •Timer 4 count start timing and count time when operation starts
			added.
		73	13 Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time
			when operation starts, (4) Timer 4 count start timing and count time when opera-
			tion starts added.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal righty, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- A. When using any or all of the information contained by reclease recliniogy Corp. by various intears, including the Refresals Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. sensures no responsibility for any damage, liability or other loss resulting from the information contained herein.
 Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2005 Danasa Tashaslasa Cam	411 * 1	D : 11 T