To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April $1^{\text {st }}, 2010$
Renesas Electronics Corporation

## Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## 4518 Group <br> SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 4518 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial interface, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.
The various microcomputers in the 4518 Group include variations of the built-in memory size as shown in the table below.

## FEATURES

- Minimum instruction execution time $\qquad$ $0.5 \mu \mathrm{~s}$
(at 6 MHz oscillation frequency, in XIN through-mode)
- Supply voltage

Mask ROM version
1.8 to 5.5 V

One Time PROM version 2.5 to 5.5 V
(It depends on operation source clock, oscillation frequency and operation mode)

- Timers

Timer 1 $\qquad$ 8-bit timer with a reload register
Timer 2 8-bit timer with a reload register
Timer 3 $\qquad$ 8-bit timer with a reload register
Timer 3 $\qquad$ 8-bit timer with two reload registers

- Interrupt ....................................................................... 8 sources
- Key-on wakeup function pins . 10
- Serial interface ......... 10
- A/D converter $\qquad$ 10-bit successive comparison method, 4ch
- Voltage drop detection circuit

Reset occurrence
Typ. 3.5 $\mathrm{V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
Reset release
Typ. $3.7 \mathrm{~V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- LED drive directly enabled (port D)


## APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

| Part number | ROM (PROM) size <br> $(\times 10$ bits) | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34518M2-XXXFP | 2048 words | 256 words | PLQP0032GB-A | Mask ROM |
| M34518M2-XXXSP | 2048 words | 256 words | PRDP0032BA-A | Mask ROM |
| M34518M4-XXXFP | 4096 words | 256 words | PLQP0032GB-A | Mask ROM |
| M34518M4-XXXSP | 4096 words | 256 words | PRDP0032BA-A | Mask ROM |
| M34518M6-XXXFP | 6144 words | 384 words | PLQP0032GB-A | Mask ROM |
| M34518M8-XXXFP | 8192 words | 384 words | PLQP0032GB-A | Mask ROM |
| M34518E8FP (Note) | 8192 words | 384 words | PLQP0032GB-A | One Time PROM |
| M34518E8SP (Note) | 8192 words | 384 words | PRDP0032BA-A | One Time PROM |

Note: Shipped in blank.

## PIN CONFIGURATION



OUTLINE PLQP0032GB-A (32P6U-A)
Pin configuration (top view) (4518 Group)

Pin configuration (top view) (4518 Group)


PERFORMANCE OVERVIEW

| Parameter |  |  | Function |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  |  | 148 |
| Minimum instruction execution time |  |  | $0.5 \mu \mathrm{~s}$ (at 6.0 MHz oscillation frequency, in XIN through-mode) |
| Memory sizes |  | M34518M2 | 2048 words $\times 10$ bits |
|  |  | M34518M4 | 4096 words $\times 10$ bits |
|  |  | M34518M6 | 6144 words $\times 10$ bits |
|  |  | M34518M8/E8 | 8192 words $\times 10$ bits |
|  | RAM M <br>   <br>  M <br>   <br>   | M34518M2/M4 | 256 words $\times 4$ bits |
|  |  | M34518M6/M8/E8 | 384 words $\times 4$ bits |
| Input/Output ports | D0-D7 | I/O (Input is examined by skip decision) | Eight independent I/O ports; <br> Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. <br> The output structure is switched by software. |
|  | P00-P03 | 3 I/O | 4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software. |
|  | P10-P13 | 3 I/O | 4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software. |
|  | P20-P22 | 2 I/O | 3-bit I/O port; ports P20, P21 and P22 are also used as SCK, Sout and SIN, respectively. |
|  | P30, P31 | $1 / \mathrm{O}$ | 2-bit I/O port ; ports P30 and P31 are also used as INT0 and INT1, respectively. |
|  | P60-P63 | I/O | 4-bit I/O port ; ports P60-P63 are also used as AIN0-AIN3, respectively. |
| Timers | Timer 1 |  | 8-bit timer with a reload register is also used as an event counter. Also, this is equipped with a period/pulse width measurement function. |
|  | Timer 2 |  | 8-bit timer with a reload register. |
|  | Timer 3 |  | 8-bit timer with a reload register is also used as an event counter. |
|  | Timer 4 |  | 8-bit timer with two reload registers and PWM output function. |
| A/D converter |  |  | 10 -bit wide $\times 4 \mathrm{ch}$, This is equipped with an 8-bit comparator function. |
| Serial I/O |  |  | 8-bit $\times 1$ |
| Interrupt | Sources |  | 8 (two for external, four for timer, one for A/D, and one for serial I/O) |
|  | Nesting |  | 1 level |
| Subroutine nesting |  |  | 8 levels |
| Device structure |  |  | CMOS silicon gate |
| Package |  |  | 32-pin plastic molded LQFP (PLQP0032GB-A)/SDIP (PRDP0032BA-A) |
| Operating temperature range |  |  | $-20^{\circ} \mathrm{C}$ to $85{ }^{\circ} \mathrm{C}$ |
| Supply voltage | Mask ROM version |  | 1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.) |
|  | One Time PROM version |  | 2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.) |
| Power dissipation (typical value) | Active mode |  | $2.8 \mathrm{~mA}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}, \mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN})\right.$, on-chip oscillator stop) |
|  |  |  | $70 \mu \mathrm{~A}\left(\mathrm{Ta}=25{ }^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=32 \mathrm{kHz}, \mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN})\right.$, on-chip oscillator stop) |
|  |  |  | $150 \mu \mathrm{~A}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$, VDD=5V, on-chip oscillator is used, f (STCK) $=\mathrm{f}$ (RING), $\mathrm{f}(\mathrm{XIN})$ stop) |
|  | RAM back-up mode |  | $0.1 \mu \mathrm{~A}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}\right.$, output transistors in the cut-off state) |

## PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| VDD | Power supply | - | Connected to a plus power supply. |
| VSS | Ground | - | Connected to a 0 V power supply. |
| CNVss | CNVss | - | Connect CNVss to Vss and apply "L" (0V) to CNVss certainly. |
| VDCE | Voltage drop detection circuit enable | Input | This pin is used to operate/stop the voltage drop detection circuit. When " H " level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating. |
| RESET | Reset input/output | I/O | An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level. |
| XIN | Main clock input | Input | I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and Xout. When using a 32 kHz quartz-crystal oscillator, connect it |
| Xout | Main clock output | Output | between pins XIN and Xout. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to Xin, and leave Xout pin open. |
| D0-D7 | I/O port D Input is examined by skip decision. | I/O | Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N -channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively. |
| P00-P03 | I/O port P0 | I/O | Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. |
| P10-P13 | I/O port P1 | I/O | Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. |
| P20-P23 | I/O port P2 | I/O | Port P2 serves as a 3-bit I/O port. The output structure is N -channel open-drain. For input use, set the latch of the specified bit to " 1 ". <br> Ports P20-P22 are also used as Sck, Sout, Sin, respectively. |
| P30-P33 | I/O port P3 | I/O | Port P3 serves as a 2-bit I/O port. The output structure is N -channel open-drain. For input use, set the latch of the specified bit to " 1 ". <br> Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively. |
| P60-P63 | I/O port P6 | I/O | Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60-P63 are also used as AINO-AIN3, respectively. |
| CNTRO, CNTR1 | Timer input/output | I/O | CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. <br> CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively. |
| INT0, INT1 | Interrupt input | Input | INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively. |
| AIn0-AIN3 | Analog input | Input | A/D converter analog input pins. AIN0-AIN3 are also used as ports P60-P63, respectively. |
| SCK | Serial I/O data I/O | I/O | Serial I/O data transfer synchronous clock I/O pin. ScK pin is also used as port P20.. |
| Sout | Serial I/O data output | Output | Serial I/O data output pin. Sout pin is also used as port P21. |
| SIN | Serial I/O clock input | Input | Serial I/O data input pin. Sin pin is also used as port P22. |

## MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction | Pin | Multifunction | Pin | Multifunction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D6 | CNTRO | CNTR0 | D6 | P60 | AIno | AIno | P60 |
| D7 | CNTR1 | CNTR1 | D7 | P61 | AIn1 | Aln 1 | P61 |
| P20 | Sck | Sck | P20 | P62 | AIN2 | AIN2 | P62 |
| P21 | Sout | Sout | P21 | P63 | AIN3 | AIn3 | P63 |
| P22 | SIN | SIn | P22 |  |  |  |  |
| P30 | INTO | INTO | P30 |  |  |  |  |
| P31 | INT1 | INT1 | P31 |  |  |  |  |

Notes 1: Pins except above have just single function.
2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
4: The input/output of D6 can be used even when CNTR0 (input) is selected.
5: The input of D6 can be used even when CNTR0 (output) is selected.
6: The input/output of D7 can be used even when CNTR1 (input) is selected.
7: The input of D7 can be used even when CNTR1 (output) is selected.

## DEFINITION OF CLOCK AND CYCLE

- Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(Xin)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)
The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

- Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3 . The one instruction clock cycle generates the one machine cycle.

- Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

| Register MR |  |  |  | System clock | Operation mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | MR2 | MR1 | MRo |  |  |
| 0 | 0 | 0 | 0 | $f($ STCK $)=f($ XIN $)$ | XIN through mode |
|  |  | $\times$ | 1 | $f($ STCK $)=f($ RING $)$ | Ring through mode |
| 0 | 1 | 0 | 0 | $f($ STCK $)=f($ XIN $) / 2$ | XIN divided by 2 mode |
|  |  | $\times$ | 1 | $f($ STCK $)=f($ RING $) / 2$ | Ring divided by 2 mode |
| 1 | 0 | 0 | 0 | $f($ STCK $)=\mathrm{f}($ XIN $) / 4$ | XIN divided by 4 mode |
|  |  | $\times$ | 1 | $f($ STCK $)=f($ RING $) / 4$ | Ring divided by 4 mode |
| 1 | 1 | 0 | 0 | $f($ STCK $)=f($ XIN $) / 8$ | XIN divided by 8 mode |
|  |  | $\times$ | 1 | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{RING}) / 8$ | Ring divided by 8 mode |

$\times$ : 0 or 1
Note: The $f($ RING $) / 8$ is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.

## PORT FUNCTION

| Port | Pin | Input Output | Output structure | $\begin{aligned} & \hline 1 / O \\ & \text { unit } \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline \text { Control } \\ \text { instructions } \end{array}$ | Control registers | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port D | D0-D5 <br> D6/CNTRO <br> D7/CNTR1 | (8) | N-channel open-drain/ CMOS | 1 | $\begin{aligned} & \text { SD, RD } \\ & \text { SZD } \\ & \text { CLD } \end{aligned}$ | FR1, FR2 W6 <br> W4 | Output structure selection function (programmable) |
| Port P0 | P00-P03 | $\begin{aligned} & 1 / 0 \\ & (4) \end{aligned}$ | N-channel open-drain/ CMOS | 4 | $\begin{array}{\|l} \hline \text { OPOA } \\ \text { IAPO } \end{array}$ | $\begin{aligned} & \text { FRO } \\ & \text { PUO } \\ & \text { K0, K1 } \end{aligned}$ | Built-in programmable pull-up functions, key-on wakeup functions and output structure selection functions |
| Port P1 | P10-P13 | $\begin{aligned} & 1 / 0 \\ & (4) \end{aligned}$ | N-channel open-drain/ CMOS | 4 | OP1A <br> IAP1 | $\begin{aligned} & \text { FR0 } \\ & \text { PU1 } \\ & \text { K0 } \end{aligned}$ | Built-in programmable pull-up functions, key-on wakeup functions and output structure selection functions |
| Port P2 | $\begin{aligned} & \hline \text { P20/SCK, P21/Sout } \\ & \text { P22/SIN } \\ & \hline \end{aligned}$ | I/O <br> (3) | N-channel open-drain | 3 | $\begin{aligned} & \hline \text { OP2A } \\ & \text { IAP2 } \end{aligned}$ | J1 |  |
| Port P3 | P30/INT0, P31/INT1 | I/O <br> (2) | N-channel open-drain | 2 | $\begin{array}{\|l} \hline \text { OP3A } \\ \text { IAP3 } \end{array}$ | $\begin{aligned} & \mathrm{I1,} \mathrm{I2} \\ & \text { K2 } \end{aligned}$ |  |
| Port P6 | P60/AIN0-P63/AIN3 | $\begin{aligned} & 1 / 0 \\ & (4) \\ & \hline \end{aligned}$ | N-channel open-drain | 4 | $\begin{aligned} & \hline \text { OP6A } \\ & \text { IAP6 } \end{aligned}$ | $\begin{aligned} & \text { Q2 } \\ & \text { Q1 } \end{aligned}$ |  |

## CONNECTIONS OF UNUSED PINS

| Pin | Connection | Usage condition |  |
| :---: | :---: | :---: | :---: |
| XIN | Open. | Internal oscillator is selected. | (Note 1) |
| Xout | Open. | Internal oscillator is selected. <br> RC oscillator is selected. <br> External clock input is selected for main clock. | (Note 1) <br> (Note 2) <br> (Note 3) |
| D0-D5 | Open. |  |  |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. | (Note 4) |
| D6/CNTR0 | Open. | CNTR0 input is not selected for timer 1 count source. |  |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. | (Note 4) |
| D7/CNTR1 | Open. | CNTR1 input is not selected for timer 3 count source. |  |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. | (Note 4) |
| P00-P03 | Open. | The key-on wakeup function is not selected. | (Note 6) |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. The pull-up function is not selected. <br> The key-on wakeup function is not selected. | (Note 5) <br> (Note 4) <br> (Note 6) |
| P10-P13 | Open. | The key-on wakeup function is not selected. | (Note 7) |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. The pull-up function is not selected. <br> The key-on wakeup function is not selected. | (Note 5) <br> (Note 4) <br> (Note 7) |
| P20/SCK | Open. | Sck pin is not selected. |  |
|  | Connect to Vss. | - |  |
| P21/SOUT | Open. |  |  |
|  | Connect to Vss. | - |  |
| P22/SIN | Open. | SIN pin is not selected. |  |
|  | Connect to Vss. | - |  |
| P30/INT0 | Open. | " 0 " is set to output latch. |  |
|  | Connect to Vss. | - |  |
| P31/INT1 | Open. | " 0 " is set to output latch. |  |
|  | Connect to Vss. | - |  |
| P60/Aino-P63/Ain3 | Open. | $\square$ |  |
|  | Connect to Vss. | - |  |

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock ( $\mathrm{RG} 0=0, \mathrm{MR} 0=1$ ).
2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
In order to start oscillation, setting the main clock $f(X I N)$ oscillation to be valid ( $M R 1=0$ ) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
Also, when the main clock ( $f($ Xin $)$ ) is selected as system clock, set the main clock $f($ XIN $)$ oscillation (MR1=0) to be valid, and select main clock $f(X i n)$ ( $\mathrm{MRO}=0$ ). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock ( $\mathrm{f}(\mathrm{XiN})$ ) oscillation to be valid ( $\mathrm{MR} 1=0$ ). Until the main clock ( $\mathrm{f}(\mathrm{XIN})$ ) oscillation becomes valid ( $\mathrm{MR} 1=0$ ) after ceramic resonance becomes valid, XIN pin is fixed to " H ". When an external clock is used, insert a $1 \mathrm{k} \Omega$ resistor to XIN pin in series for limits of current.
4: Be sure to select the output structure of ports D0-D5 and the pull-up function of $\mathrm{P} 00-\mathrm{P} 03$ and $\mathrm{P} 10-\mathrm{P} 13$ with every one port. Set the corresponding bits of registers for each port.
5: Be sure to select the output structure of ports $\mathrm{P} 00-\mathrm{PO} 3$ and $\mathrm{P} 10-\mathrm{P} 13$ with every two ports. If only one of the two pins is used, leave another one open.
6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to " H " input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of the unused one ON and open.
(Note when connecting to Vss and VDD)

- Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.


## PORT BLOCK DIAGRAMS



Notes 1: ----†----This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: i represents bits 0 to 3.

Port block diagram (1)


Notes 1:----†---- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.

Port block diagram (2)


Key-on $\leftarrow$ Level detection circuit
wakeup


Notes 1: ----1---- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: j represents bits 0 and 1.
4: k represents bits 2 and 3.

Port block diagram (3)


Notes 1:--- 1 ---- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VdD or less.

Port block diagram (4)


Notes 1:------ This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: As for details, refer to the external interrupt circuit structure.

Port block diagram (5)


Notes 1:---->--- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: j represents bits 0 and 1.
4: k represents bits 2 and 3.

Port block diagram (6)


Port block diagram (7)

## FUNCTION BLOCK OPERATIONS CPU

## (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

## (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.
Carry flag CY is a 1-bit flag that is set to " 1 " when there is a carry with the AMC instruction (Figure 1).
It is unchanged with both $A n$ instruction and $A M$ instruction. The value of $A 0$ is stored in carry flag $C Y$ with the RAR instruction (Figure 2).
Carry flag CY can be set to " 1 " with the SC instruction and cleared to " 0 " with the RC instruction.

## (3) Registers B and E

Register $B$ is a 4-bit register used for temporary storage of 4-bit data, and for 8 -bit data transfer together with register $A$.
Register E is an 8-bit register. It can be used for 8-bit data transfer with register $B$ used as the high-order 4 bits and register $A$ as the low-order 4 bits (Figure 3).
Register $E$ is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

## (4) Register D

Register D is a 3-bit register.
It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP $p$, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D , and the contents of the high-order 1 bit of register $D$ is " 0 ". (Figure 4).
Register $D$ is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.


Fig. 1 AMC instruction execution example


Fig. 2 RAR instruction execution example


Fig. 3 Registers A, B and register E


Fig. 4 TABP p instruction execution example

## (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.
The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.
Figure 5 shows the stack registers (SKs) structure.
Figure 6 shows the example of operation at subroutine call.

## (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1 -stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

## (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.


Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points " 0 " by executing the first BM instruction, and the contents of program counter is stored in SKo.
When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) $=0$ and the contents of SK0 is destroyed.

Fig. 5 Stack registers (SKs) structure


Fig. 6 Example of operation at subroutine call

## (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP $p$ ) is executed.
Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0 ) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).
Make sure that the PCH does not specify after the last page of the built-in ROM.

## (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers $Z$, $X$, and $Y$. Register $Z$ specifies a RAM file group, register $X$ specifies a file, and register $Y$ specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.
When using port D , set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

- Note

Register $Z$ of data pointer is undefined after system is released from reset.
Also, registers $Z, X$ and $Y$ are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.


Fig. 7 Program counter (PC) structure


Fig. 8 Data pointer (DP) structure


Fig. 9 SD instruction execution example

## PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34518M8/E8.

Table 1 ROM size and pages

| Part number | ROM (PROM) size <br> $(\times 10$ bits $)$ | Pages |
| :--- | :---: | :---: |
| M34518M2 | 2048 words | $16(0$ to 15$)$ |
| M34518M4 | 4096 words | $32(0$ to 31$)$ |
| M34518M6 | 6144 words | $48(0$ to 47$)$ |
| M34518M8/E8 | 8192 words | $64(0$ to 63$)$ |

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.
Page 2 (addresses 010016 to $017 \mathrm{~F}_{16}$ ) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1 -word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.
ROM pattern (bits 9 to 0 ) of all addresses can be used as data areas with the TABP p instruction.


Fig. 10 ROM map of M34518M8/E8


Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the $S B \mathrm{j}, \mathrm{RB} \mathrm{j}$, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers $Z, X$, and $Y$. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

- Note

Register $Z$ of data pointer is undefined after system is released from reset.
Also, registers $Z, X$ and $Y$ are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

| Part number | RAM size |
| :--- | :---: |
| M34518M2/M4 | 256 words $\times 4$ bits $(1024$ bits $)$ |
| M34518M6/M8/E8 | 384 words $\times 4$ bits $(1536$ bits) |


| RAM 384 words $\times 4$ bits ( 1536 bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Register Z <br> Register X | 0 |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |
|  |  |  | 0 | 1 | 2 | 3 | ... | 6 | 7 | ..... | 15 | 0 | $\cdots$ | 5 | 6 | 7 |  |
|  |  | 0 |  |  |  |  |  |  |  |  |  |  |  | 5 |  |  |  |
|  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 |  |  |  |  |  |  |  |  |  |  | , |  |  |  |  |
|  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{ \pm} \\ & \hline \end{aligned}$ | 7 |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |
|  | $\frac{!}{5}$ | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { ه } \\ & \underset{\Upsilon}{\prime \prime} \end{aligned}$ | 9 |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |
|  |  | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | $15$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M34518M6 $\quad Z=0 . X=0$ to 15 M34518M8/E8 $Z=1, X=0$ to 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 12 RAM map

## INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag $=$ " 1 ")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

## (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the El instruction and disabled when INTE flag is cleared to " 0 " with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to " 0 ," so that other interrupts are disabled until the El instruction is executed.

## (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.
Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.
Table 5 shows the interrupt enable bit function.

## (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to " 0 " when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.
Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.
If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority <br> level | Interrupt name | Activated condition | Interrupt <br> address |
| :---: | :--- | :--- | :--- |
| 1 | External 0 interrupt | Level change of <br> INT0 pin | Address 0 <br> in page 1 |
| 2 | External 1 interrupt | Level change of <br> INT1 pin | Address 2 <br> in page 1 |
| 3 | Timer 1 interrupt | Timer 1 underflow | Address 4 <br> in page 1 |
| 4 | Timer 2 interrupt | Timer 2 underflow | Address 6 <br> in page 1 |
| 5 | Timer 3 interrupt | Timer 3 underflow | Address 8 <br> in page 1 |
| 7 | Timer 4 interrupt | Timer 4 underflow | Address A <br> in page 1 |
| 8 | Serial I/O interrupt | Completion of <br> A/D conversion <br> I/O transmit/receive | Address C <br> in page 1 |
| in page 1 |  |  |  |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

| Interrupt name | Interrupt <br> request flag | Skip instruction | Interrupt <br> enable bit |
| :--- | :---: | :---: | :---: |
| External 0 interrupt | EXF0 | SNZ0 | V10 |
| External 1 interrupt | EXF1 | SNZ1 | V11 |
| Timer 1 interrupt | T1F | SNZT1 | V12 |
| Timer 2 interrupt | T2F | SNZT2 | V13 |
| Timer 3 interrupt | T3F | SNZT3 | V20 |
| Timer 4 interrupt | T4F | SNZT4 | V21 |
| A/D interrupt | ADF | SNZAD | V22 |
| Serial I/O interrupt | SIOF | SNZSI | V23 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
| :---: | :---: | :---: |
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |

## (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)

INTE flag is cleared to " 0 " so that interrupts are disabled.

- Interrupt request flag

Only the request flag for the current interrupt source is cleared to "0."

- Data pointer, carry flag, skip flag, registers $A$ and $B$

The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

## (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.
Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the El instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the El instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)


Fig. 13 Program example of interrupt processing

| - Program counter (PC) |  |
| :---: | :---: |
|  | Each interrupt address |
| - Stack register (SK) |  |
|  |  |
| - Interrupt enable flag (INTE) |  |
| $\ldots$ | 0 (Interrupt disabled) |
| - Interrupt request flag (only the flag for the current interrupt source) $\qquad$$\square$ |  |
| - Data pointer, carry flag, registers A and B, skip flag |  |
| Stored in the interrupt stack register (SDP) automatically |  |

Fig. 14 Internal state when interrupt occurs


Fig. 15 Interrupt system diagram

## (6) Interrupt control registers

- Interrupt control register V1

Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V 1 . Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A .

- Interrupt control register V2

The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V 2 to register A .

Table 6 Interrupt control registers

| Interrupt control register V1 |  | at reset : 00002 |  | at RAM back-up : 0000 | R/W TAV1/TV1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | External 1 interrupt enable bit | 0 | Interrupt disabled (SNZ1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZ1 instruction is invalid) |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W TAV2/TV2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Serial I/O interrupt enable bit | 0 | Interrupt disabled (SNZSI instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZSI instruction is invalid) |  |  |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZAD instruction is invalid) |  |  |
| V21 | Timer 4 interrupt enable bit | 0 | Interrupt disabled (SNZT4 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT4 instruction is invalid) |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10-V13, V20-V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).


Fig. 16 Interrupt sequence

## EXTERNAL INTERRUPTS

The 4518 Group has the external 0 interrupt and external 1 interrupt.
An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).
The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

| Name | Input pin | Activated condition | Valid waveform selection bit |
| :---: | :---: | :---: | :---: |
| External 0 interrupt | P30/INT0 | When the next waveform is input to P3o/INT0 pin <br> - Falling waveform ("H" $\rightarrow$ "L") <br> - Rising waveform ("L" $\rightarrow$ "H") <br> - Both rising and falling waveforms | $\begin{aligned} & \mathrm{I} 11 \\ & \mathrm{I} 12 \end{aligned}$ |
| External 1 interrupt | P31/INT1 | When the next waveform is input to P31/INT1 pin <br> - Falling waveform ("H" $\rightarrow$ "L") <br> - Rising waveform ("L" $\rightarrow$ "H") <br> - Both rising and falling waveforms | $\begin{aligned} & 121 \\ & 122 \end{aligned}$ |



Fig. 17 External interrupt circuit structure

## (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXFO) is set to " 1 " when a valid waveform is input to P3o/INT0 pin.
The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXFO flag can be examined with the skip instruction (SNZO). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXFO flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P3o/INT0 pin.
The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
(1) Set the bit 3 of register I1 to " 1 " for the INTO pin to be in the input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register I1.
(3) Clear the EXFO flag to " 0 " with the SNZO instruction.
(4) Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
(5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXFO flag is set to " 1 " and the external 0 interrupt occurs.

## (2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to " 1 " when a valid waveform is input to P31/INT1 pin.
The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition

External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.
The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
(1) Set the bit 3 of register I 2 to " 1 " for the INT1 pin to be in the input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register $I 2$.
(3) Clear the EXF1 flag to "0" with the SNZ1 instruction.
(4) Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
(5) Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.

## (3) External interrupt control registers

- Interrupt control register I1

Register 11 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAl1 instruction can be used to transfer the contents of register l1 to register A .

- Interrupt control register I2

Register I 2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register 12 to register $A$.

Table 8 External interrupt control register

| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAI1/TI1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT0 pin input control bit | 0 | INT0 pin input disabled |  |  |
|  |  | 1 | INT0 pin input enabled |  |  |
| 112 | Interrupt valid waveform for INTO pin/ return level selection bit | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction) |  |  |
|  |  | 1 | Rising waveform/" H " level (" H " level is recognized with the SNZIO instruction) |  |  |
| 111 | INT0 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INTO pin Timer 1 count start synchronous circuit selection bit | 0 | Timer 1 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 1 count start synchronous circuit selected |  |  |


| Interrupt control register I2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAI2/TI2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 123 | INT1 pin input control bit (Note 2) | 0 | INT1 pin input disabled |  |  |
|  |  | 1 | INT1 pin input enabled |  |  |
| 122 | Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2) | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction) |  |  |
|  |  | 1 | Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction) |  |  |
| 121 | INT1 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 120 | INT1 pin Timer 3 count start synchronous circuit selection bit | 0 | Timer 3 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 3 count start synchronous circuit selected |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of $112, I 13 \mathrm{I} 22$ and I 23 are changed, the external interrupt request flag (EXFO, EXF1) may be set.

## (4) Notes on External 0 interrupt

(1) Note [1] on bit 3 of register I1

When the input of the INTO pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXFO) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 (1)) and then, change the bit 3 of register I1.
In addition, execute the SNZO instruction to clear the EXFO flag to " 0 " after executing at least one instruction (refer to Figure 18 (2).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 18 (3).

| ${ }^{\circ}{ }_{4}{ }_{4}$ | ; (XXX02) |
| :---: | :---: |
| TV1A | ; The SNZ0 instruction is valid ........... (1) |
| LA 8 | ; (1×××2) |
| TI1A | ; Control of INT0 pin input is changed |
| NOP | ..................................................... (2) |
| SNZ0 | ; The SNZO instruction is executed (EXF0 flag cleared) |
| NOP | ..................................................... (3) |
| : |  |
| $\times$ : these bits are not used here. |  |

Fig. 18 External 0 interrupt program example-1
(2) Note [2] on bit 3 of register I1

When the bit 3 of register 11 is cleared to " 0 ", the RAM back-up mode is selected and the input of INTO pin is disabled, be careful about the following notes.

- When the input of INTO pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register $\mathrm{K} 20=$ " 0 ") before system enters to the RAM back-up mode. (refer to Figure 1911).


Fig. 19 External 0 interrupt program example-2
(3) Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXFO) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20(1) and then, change the bit 2 of register 11.
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 20②).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 203).

|  |  |
| :---: | :---: |
|  |  |
|  |  |

Fig. 20 External 0 interrupt program example-3

## (5) Notes on External 1 interrupt

(1) Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register 12 in software, be careful about the following notes.

- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register 12 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21(1) and then, change the bit 3 of register 12.
In addition, execute the SNZ1 instruction to clear the EXF1 flag to " 0 " after executing at least one instruction (refer to Figure 21(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 213).

| : |  |
| :---: | :---: |
| LA 4 | ; (XX0×2) |
| TV1A | ; The SNZ1 instruction is valid ...........1) |
| LA 8 | ; (1×××2) |
| TI2A | ; Control of INT1 pin input is changed |
| NOP | ................................................... (2) |
| SNZ1 | ; The SNZ1 instruction is executed (EXF1 flag cleared) |
| NOP | .................................................... (3) |
| : |  |
| $X$ : these bits are not used here. |  |

Fig. 21 External 1 interrupt program example-1
(2) Note [2] on bit 3 of register I2

When the bit 3 of register 12 is cleared to " 0 ", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

- When the input of INT1 pin is disabled (register $\mathrm{I} 23=$ " 0 "), set the key-on wakeup function to be invalid (register K22 = " 0 ") before system enters to the RAM back-up mode. (refer to Figure 22(1).

| $\vdots$ |  |  |
| :---: | :--- | :--- |
| LA 0 | $;(\times 0 \times \times 2)$ |  |
| TK2A | $;$ Input of INT1 key-on wakeup invalid .. (1) |  |
| DI |  |  |
| EPOF |  |  |
| POF | ;RAM back-up |  |
| $\vdots$ |  |  |
| $\times$ : these bits are not used here. |  |  |

Fig. 22 External 1 interrupt program example-2
(3) Note on bit 2 of register 12

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register 12 in software, be careful about the following notes.

- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register 12 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23(1) and then, change the bit 2 of register 12.
In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 233).


Fig. 23 External 1 interrupt program example-3

## TIMERS

The 4518 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value $n$. When it underflows (count to $n+1$ ), a timer interrupt request flag is set to " 1 ," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio ( $n$ ). An interrupt request flag is set to " 1 " after every $n$ count of a count pulse.


Fig. 24 Auto-reload function
The 4518 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1:8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Timer 4 : 8-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer
(Timers 1, 2, 3, and 4 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register.
Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prescaler | 8-bit programmable binary down counter | - Instruction clock (INSTCK) | 1 to 256 | - Timer 1, 2, 3, amd 4 count sources | PA |
| Timer 1 | 8-bit programmable binary down counter (link to INTO input) (period/pulse width measurement function) | - Instruction clock (INSTCK) <br> - Prescaler output (ORCLK) <br> - Xin input <br> - CNTRO input | 1 to 256 | - Timer 2 count source <br> - CNTR0 output <br> - Timer 1 interrupt | $\begin{aligned} & \text { W1 } \\ & \text { W2 } \\ & \text { W5 } \end{aligned}$ |
| Timer 2 | 8-bit programmable binary down counter | - System clock (STCK) <br> - Prescaler output (ORCLK) <br> - Timer 1 underflow (T1UDF) <br> - PWM output (PWMOUT) | 1 to 256 | - Timer 3 count source <br> - CNTRO output <br> - Timer 2 interrupt | W2 |
| Timer 3 | 8-bit programmable binary down counter (link to INT1 input) | - PWM output (PWMOUT) <br> - Prescaler output (ORCLK) <br> - Timer 2 underflow (T2UDF) <br> - CNTR1 input | 1 to 256 | - CNTR1 output control <br> - Timer 3 interrupt | W3 |
| Timer 4 | 8-bit programmable binary down counter (PWM output function) | - Xin input <br> - Prescaler output (ORCLK) | 1 to 256 | - Timer 2, 3 count source <br> - CNTR1 output <br> - Timer 4 interrupt | W4 |
| Watchdog timer | 16-bit fixed dividing frequency | - Instruction clock (INSTCK) | 65534 | - System reset (count twice) <br> - WDF flag decision |  |



TR1AB: This instruction is used to transfer the contents of register A and register B to only reload register R1 PWMOUT:PWM output signal (from timer 4 output unit)
Data is set automatically from each reload register when timer underflows (auto-reload function).

Notes 1: When CMCK instruction is executed, ceramic resonance is selected. When CRCK instruction is executed, RC oscillation is selected. When CYCK instruction is executed, quartz-crystal oscillator is selected.
2: Timer 1 count start synchronous circuit is set by the valid edge of P3o/INT0 pin selected by bits 1 (I11) and 2 (I12) of register I1.
3: Xin cannot be used for the count source when bit 1 (MR1) of register MR is set to " 1 " and $f($ XIN $)$ oscillation is stopped.

Fig. 25 Timer structure (1)


Fig. 26 Timer structure (2)

Table 10 Timer related registers

| Timer control register PA |  | at reset : 02 |  | at RAM back-up : 02 | W |
| :--- | :--- | :---: | :--- | :--- | :---: |
| PA0 | Prescaler control bit | 0 | Stop (state initialized) |  |  |
|  |  | 1 | Operating |  |  |


| Timer control register W1 |  | at reset : 00002 |  |  | at RAM back-up : state retained |
| :---: | :--- | :---: | :--- | :--- | :--- | \(\left.\begin{array}{c}R/W <br>

TAW1/TW1A\end{array}\right]\)

| Timer control register W2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAW2/TW2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W23 | CNTR0 output signal selection bit | 0 | Timer 1 underflow signal divided by 2 output |  |  |
|  |  |  | Timer 2 underflow signal divided by 2 output |  |  |
| W22 | Timer 2 control bit | 0 | Stop (state retained) |  |  |
|  |  | 1 | Operating |  |  |
| W21 | Timer 2 count source selection bits | W21 W20 |  | Count source |  |
|  |  | 00 | System clock |  |  |
|  |  | 0 1 | Prescaler ou | RCLK) |  |
| W20 |  | 10 | Timer 1 underflow signal (T1UDF) |  |  |
|  |  | 1 | PWM signal (PWMOUT) |  |  |


| Timer control register W3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W <br> TAW3/TW3A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W33 | Timer 3 count auto-stop circuit selection bit (Note 3) | 0 |  | Timer 3 count auto-stop circuit not selected |  |  |
|  |  | 1 | 1 | Timer 3 count auto-stop circuit selected |  |  |
| W32 | Timer 3 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 | 1 | Operating |  |  |
| W31 | Timer 3 count source selection bits | W31 | W30 |  | Count source |  |
|  |  | 0 | 0 | PWM signal | OUT) |  |
| W30 |  | 0 | 1 | Prescaler ou | RCLK) |  |
|  |  | 1 | 0 | Timer 2 underflow signal (T2UDF) |  |  |
|  |  | 1 | 1 | CNTR1 input |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: This function is valid only when the timer 1 count start synchronous circuit is selected ( $\left(10={ }^{\prime}{ }^{*} 1\right.$ ").
3: This function is valid only when the timer 3 count start synchronous circuit is selected ( $120=$ " 1 ").

| Timer control register W4 |  | at reset :00002 |  | at RAM back-up : 00002 | R/W <br> TAW4/TW4A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| W43 | D7/CNTR1 pin function selection bit | 0 | D7 (I/O) / CNTR1 (input) |  |  |
|  |  | 1 | CNTR1 (I/O) / D7 (input) |  |  |
| W42 | PWM signal <br> "H" interval expansion function control bit | 0 | PWM signal " H " interval expansion function invalid |  |  |
|  | Timer 4 control bit |  | PWM signal "H" interval expansion function valid |  |  |
| W40 |  | 0 | Stop (state retained) |  |  |
|  |  | 1 | Operating |  |  |
|  |  | 1 | XIN input |  |  |


| Timer control register W5 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W TAW5/TW5A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W53 | Not used | 0 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  |  |  |  |  |  |
| W52 | Period measurement circuit control bit | 0 |  | Stop |  |  |
|  |  |  |  | Operating | $\square$ |  |
| W51 | Signal for period measurement selection bits | W51 W50 |  | Count source |  |  |
|  |  | 0 | 0 | On-chip oscillator (f(RING/16)) |  |  |
|  |  | 0 | 1 | CNTRo pin input |  |  |
| W50 |  | 1 | 0 |  |  |  |
|  |  | 1 | 1 | Not available |  |  |


| Timer control register W6 |  | at reset :00002 |  | at RAM back-up : state retained | R/W <br> TAW6/TW6A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| W63 | CNTR1 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |
| W62 | CNTR0 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |
| W61 | CNTR1 output auto-control circuit <br> Selection bit | 0 | CNTR1 output auto-control circuit not selected |  |  |
|  | W60 | D6/CNTR0 pin function selection bit | 1 | CNTR1 output auto-control circuit selected |  |
|  |  | 1 | D6 (I/O) / CNTR0 (input) |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (1) Timer control registers

- Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

- Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1 . Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

- Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2 . Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

- Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

- Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

- Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

- Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/ CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

## (2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.
Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.
Prescaler starts counting after the following process;
(1) set data in prescaler, and
(2) set the bit 0 of register PA to "1."

When a value set in reload register RPS is $n$, prescaler divides the count source signal by $n+1$ ( $n=0$ to 255).
Count source for prescaler is the instruction clock (INSTCK).
Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes " 0 "), new data is loaded from reload register RPS, and count continues (auto-reload function).
The output signal (ORCLK) of prescaler can be used for timer 1,2 , 3 , and 4 count sources.

## (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.
Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.
When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
Timer 1 starts counting after the following process;
(1) set data in timer 1
(2) set count source by bits 0 and 1 of register W1, and
(3) set the bit 2 of register W1 to "1."

When a value set in reload register R1 is $n$, timer 1 divides the count source signal by $n+1(n=0$ to 255$)$.
Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes " 0 "), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).
INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register 11 to "1."
Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."
Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to " 0 " and setting bit 0 of register W6 to "1".
The period measurement circuit starts operating by setting bit 2 of register W5 to " 1 " and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

## (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.
Timer 2 starts counting after the following process;
(1) set data in timer 2,
(2) select the count source with the bits 0 and 1 of register W2, and
(3) set the bit 2 of register W2 to "1."

When a value set in reload register R2 is $n$, timer 2 divides the count source signal by $n+1$ ( $n=0$ to 255).
Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes " 0 "), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).
Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to " 1 " and setting bit 0 of register W6 to " 1 ".

## (5) Timer 3 (interrupt function)

Timer 3 is an 8 -bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.
Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.
When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.
Timer 3 starts counting after the following process;
(1) set data in timer 3
(2) set count source by bits 0 and 1 of register W3, and
(3) set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by $n+1$ ( $n=0$ to 255).
Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes " 0 "), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function). INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I 2 to " 1 ."
Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

## (6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.
Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.
When executing the T 4 HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.
Timer 4 starts counting after the following process;
(1) set data in timer 4
(2) set count source by bit 0 of register W4, and
(3) set the bit 1 of register W4 to "1."

When a value set in reload register R4L is $n$, timer 4 divides the count source signal by $n+1$ ( $n=0$ to 255).
Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes " 0 "), the timer 4 interrupt request flag (T4F) is set to " 1 ," new data is loaded from reload register R4L, and count continues (auto-reload function).
The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".
Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to " 1 ".

## (7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with one cycle of the signal divided by 16 of an on-chip oscillator, D6/CNTR0 pin input, or P30/ INTO pin input (one cycle, "H", or "L" pulse width at the case of a P3o/INT0 pin input).
When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to " 1 ".
Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to " 1 ", timer 1 starts operation.
Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).
When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".
When selecting P3o/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register 11 to " 1 ". A timer 1 interrupt request flag (T1F) is set to " 1 " after completing measurement operation.
When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.
In addition, a timer 1 underflow signal can be used as timer 2 count source.
Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.
When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to " 0 ", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to " 1 " again.

When a period measurement circuit is used, clear bit 0 of register 11 to " 0 ", and set a timer 1 count start synchronous circuit to be "not selected".
Start timer operation immediately after operation of a period measurement circuit is started.
When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.
When data is read from timer, stop the timer and clear bit 2 of register W5 to " 0 " to stop the period measurement circuit, and then execute the data read instruction.
Depending on the state of timer 1 , the timer 1 interrupt request flag (T1F) may be set to " 1 " when the period measurement circuit is stopped by clearing bit 2 of register W5 to " 0 ". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to " 0 " (refer to Figure 27(1) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 273).

```
:
LA 0 ; (X0X×2)
TV1A ; The SNZT1 instruction is valid ........ (1)
LA 0 ; (X0X < 2)
TW5A ; Period measurement circuit stop
NOP
SNZT1 ; The SNZT1 instruction is executed
(T1F flag cleared)
NOP
    !
    X : these bits are not used here.
```

Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.
When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

## (8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or " L " pulse width (from falling to rising) of P3o/ INT0 pin input (pulse width measurement function) when the following is set;

- Set the bit 0 of register W5 to "0", and set a bit 1 to " 1 " (target for period measurement circuit: 30/INT0 pin input).
- Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)
The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P3o/INT0 pin input level at the start time of timer operation.
At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P3o/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is " $L$ " is measured.
When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register 11 to " 1 ", and set the input of INT0 pin to be enabled.


## (9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.
Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to " 1 " and the control by INT0 pin input can be performed.
Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I 2 to " 1 " and the control by INT1 pin input can be performed.
When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.
The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.
Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset.
However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

## (10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.
The count auto-stop cicuit is valid by setting the bit 3 of register W1 to " 1 ". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.
This function is valid only when the timer 1 count start synchronous circuit is selected.
Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.
The count auto-stop cicuit is valid by setting the bit 3 of register W3 to " 1 ". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.
This function is valid only when the timer 3 count start synchronous circuit is selected.

## (11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.
CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.
The D6/CNTR0 pin function can be selected by bit 0 of register W6.
The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.
When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTRO input. The count edge is selected by the bit 2 of register W6.
When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

## (12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.
Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the " H " interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin. When bit 2 of register W4 is set to " 1 " at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.
In this case, when a value set in reload register R4H is $n$, timer 4 divides the count source signal by $n+1.5$ ( $n=1$ to 255 ).
When this function is used, set " 1 " or more to reload register R4H. When bit 1 of register W6 is set to " 1 ", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to " 0 "), this function is canceled.
Even when bit 1 of a register W4 is cleared to " 0 " in the " H " interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to " 0 " to stop timer 4 at the use of PWM output function, avoid a timing when timer 4 underflows.

## (13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to " 1 " when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).
Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.
An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement

## (14) Precautions

Note the following for the use of timers.

- Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.
Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

- Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data

- Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction ( $\mathrm{T} 1 \mathrm{AB}, \mathrm{T} 2 \mathrm{AB}, \mathrm{T} 3 \mathrm{AB}, \mathrm{T} 4 \mathrm{AB}$ ) to write its data.

- Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1 , timer 3 or timer 4 underflows.

- Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.
When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

- Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".
Start timer operation immediately after operation of a period measurement circuit is started.
When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.
When data is read from timer, stop the timer and clear bit 2 of register W5 to " 0 " to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1 , the timer 1 interrupt request flag (T1F) may be set to " 1 " when the period measurement circuit is stopped by clearing bit 2 of register W5 to " 0 ". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to " 0 " (refer to Figure 28(1) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.
In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 28(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 283).


Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.
When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.
When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)
When the input of $\mathrm{P} 30 / \mathrm{INT0}$ pin is selected for measurement, set the bit 3 of a register 11 to " 1 ", and set the input of INTO pin to be enabled.

- Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.


Fig. 29 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

- Timer 4 count start timing and count time when operation starts Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 4 operations start (1).
Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.


Fig. 30 Timer count start timing and count time when operation starts (Timer 4)

- CNTR1 output: invalid (W43 = "0")

- CNTR1 output: valid (W43 = "1")

PWM signal " H " interval extension function: invalid (W42 = "0")


- CNTR1 output: valid (W43 = " 1 ")

PWM signal "H" interval extension function: valid (W42 = "1") (Note)


Note: At PWM signal "H" interval extension function: valid, set " 0116 " or more to reload register R4H.

Fig. 31 Timer 4 operation (reload register R4L: "0316", R4H: "0216")

CNTR1 output auto-control circuit by timer 3 is selected.

- CNTR1 output: valid (W43 = "1")

CNTR1 output auto-control circuit selected (W61 = " 1 ")


- CNTR1 output auto-control function

(1) When the CNTR1 output auto-control function is set to be invalid while the CNTR1 output is invalid, the CNTR1 output invalid state is retained.
(2) When the CNTR1 output auto-control function is set to be invalid while the CNTR1 output is valid, the CNTR1 output valid state is retained.
(3) When timer 3 is stopped, the CNTR1 output auto-control function becomes invalid.

Fig. 32 CNTR1 output auto-control function by timer 3
-Waveform extension function of CNTR1 output "H" interval: Invalid (W42 = "0"),
CNTR1 output: valid (W43 = "1"),
Count source: XIN input selected (W40 = " 0 "),
Reload register R4L: "0316"
Reload register R4H: "0216"



Notes 1: In order to stop timer 4 at CNTR1 output valid (W43 = "1"), avoid a timing when timer 4 underflows.
If these timings overlap, a hazard may occur in a CNTR1 output waveform.
2: At CNTR1 output valid, timer 4 stops after " H " interval of PWM signal set by reload register R4H is output.

Fig. 33 Timer 4 count start/stop timing

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).
The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.
After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."
If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer.
Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to " 1 " after system is released from reset, the watchdog timer function is valid.
When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.
The WEF flag is set to "1" at system reset or RAM back-up mode.
The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is " 1 ", the WDF1 flag is cleared to " 0 " and the next instruction is skipped.
When the WRST instruction is executed while the WDF1 flag is " 0 ", the next instruction is not skipped.
The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.

Fig. 34 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 35).
The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.
When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 36).
The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

| $\vdots$ |  |
| :---: | :--- |
| WRST | ; WDF1 flag cleared |
| $\vdots$ |  |
| DI |  |
| DWDT | ; Watchdog timer function enabled/disabled |
| WRST | ;WEF and WDF1 flags cleared |
| $\vdots$ |  |

Fig. 35 Program example to start/stop watchdog timer

| ( |  |
| :---: | :--- |
| WRST | ; WDF1 flag cleared |
| NOP |  |
| DI | Interrupt disabled |
| EPOF | ; POF instruction enabled |
| POF |  |
| $\downarrow$ |  |
| Oscillation stop |  |
| $\vdots$ |  |

Fig. 36 Program example to enter the mode when using the watchdog timer

## A/D CONVERTER (Comparator)

The 4518 Group has a built-in A/D conversion circuit that performs conversion by 10 -bit successive comparison method. Table 11 shows the characteristics of this $A / D$ converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics
Table 11 A/D converter characteristics

| Parameter | Characteristics |
| :--- | :--- |
| Conversion format | Successive comparison method |
| Resolution | 10 bits |
| Relative accuracy | Linearity error: $\pm 2 \mathrm{LSB}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$Differential non-linearity error: $\pm 0.9 \mathrm{LSB}(2.2 \mathrm{~V}$ <br> $\leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$ |
| Conversion speed | $31 \mu \mathrm{~s} \quad(\mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}, \mathrm{STCK}=\mathrm{f}(\mathrm{XIN})(\mathrm{XIN}$ <br> through-mode $), \mathrm{ADCK}=\mathrm{INSTCK} / 6)$ |
| Analog input pin | 4 |



Fig. 37 A/D conversion circuit structure

Table 12 A/D control registers

| A/D control register Q1 |  | at reset : 00002 |  |  |  | at RAM back-up : state retained | R/W <br> TAQ1/TQ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q13 | A/D operation mode selection bit | A/D conversion mode |  |  |  |  |  |
|  |  | Comparator mode |  |  |  |  |  |
| Q12 | Analog input pin selection bits | Q12 | Q11 | Q10 |  | Analog input pins |  |
|  |  | 0 | 0 | 0 | Aino |  |  |
|  |  | 0 | 0 | 1 | AIN1 |  |  |
| Q11 |  | 0 | 1 | 0 | AIN2 |  |  |
|  |  | 0 | 1 | 1 | Aln3 |  |  |
|  |  | 1 | 0 | 0 | Not available |  |  |
| Q10 |  | 1 | 0 | 1 | Not available |  |  |
|  |  | 1 | 1 | 0 | Not available |  |  |
|  |  | 1 | 1 | 1 | Not available |  |  |


| A/D control register Q2 |  | at reset : 00002 |  | at RAM back-up : state retained | $\begin{gathered} \text { R/W } \\ \text { TAQ2/TQ2A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| Q22 | P62/AIN2, P63/AIn3 pin function selection bit | 0 | P62, P63 |  |  |
|  |  | 1 | Aln2, Aln3 |  |  |
| Q21 | P61/Aln 1 pin function selection bit | 0 | P61 |  |  |
|  |  | 1 | AIN1 |  |  |
| Q20 | P6o/Alno pin function selection bit | 0 | P60 |  |  |
|  |  | 1 | AINO |  |  |


| A/D control register Q3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | $\begin{gathered} \text { R/W } \\ \text { TAQ3/TQ3A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q33 | Not used |  | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 | 1 |  |  |  |
| Q32 | A/D converter operation clock selection bit |  | 0 | Instruction | STCK) |  |
|  |  |  | 1 | On-chip osc | (RING)) |  |
| Q31 | A/D converter operation clock division ratio selection bits | Q31 | Q30 |  | Division ratio |  |
|  |  | 0 | 0 | Frequency |  |  |
|  |  | 0 | 1 | Frequency divid | by 12 |  |
| Q30 |  | 1 | 0 | Frequency d | b 24 |  |
|  |  | 1 | 1 | Frequency | by 48 |  |

[^0]
## (1) A/D control register

- A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

- A/D control register Q2

Register Q2 controls the selection of P60/AIN0-P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

- A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register $A$.

## (2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to " 0 ."

## (3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register $B$ and register $A$ with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register $A$ with the TALA instruction. However, do not execute these instructions during A/D conversion.
When the contents of register AD is $n$, the logic value of the comparison voltage Vref generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

## (4) $A / D$ conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to " 1 " when $A / D$ conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The ADF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

## (6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:
(1) When the A/D conversion starts, the register AD is cleared to "00016."
(2) Next, the topmost bit of the register AD is set to " 1 ," and the comparison voltage Vref is compared with the analog input voltage Vin.
(3) When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref $>$ VIN, it is cleared to " 0 ."
The 4518 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles $+\mathrm{A} / \mathrm{D}$ conversion clock ( $31 \mu \mathrm{~s}$ when $f(X I N)=6.0 \mathrm{MHz}$ in XIN through mode, $f($ ADCK $)=f($ INSTCK $) /$ 6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to " 1 " as soon as A/D conversion completes (Figure 38).
_ Logic value of comparison voltage Vref
$V_{\text {ref }}=\frac{V_{D D}}{1024} \times n$
n : The value of register $A D(\mathrm{n}=0$ to 1023)

Table 13 Change of successive comparison register AD during A/D conversion

*1: 1st comparison result
*3: 3rd comparison result
*9: 9th comparison result
*2: 2nd comparison result
*8: 8th comparison result
*A: 10th comparison result

## (7) A/D conversion timing chart

Figure 38 shows the A/D conversion timing chart.


Fig. 38 A/D conversion timing chart

## (8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AIN0 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address $M(Z, X, Y)$ $=(0,0,0)$, the middle-order 4 bits in address $M(Z, X, Y)=(0,0,1)$, and the low-order 2 bits in address $M(Z, X, Y)=(0,0,2)$ of RAM. The A/D interrupt is not used in this example.
Instruction clock/6 is selected as the A/D converter operation clock.
(1) Select the AINo pin function with the bit 0 of the register Q2. Select the AINO pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 39)
(2) Execute the ADST instruction and start A/D conversion.
(3) Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
(4) Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
(5) Transfer the contents of register $A$ to $M(Z, X, Y)=(0,0,2)$.
(6) Transfer the high-order 8 bits of converted data to registers $A$ and B (TABAD instruction).
(7) Transfer the contents of register $A$ to $M(Z, X, Y)=(0,0,1)$.
(8) Transfer the contents of register $B$ to register $A$, and then, store into $\mathrm{M}(\mathrm{Z}, \mathrm{X}, \mathrm{Y})=(0,0,0)$.

$\times$ : Set an arbitrary value.

Fig. 39 Setting registers

## (9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."
Below, the operation at comparator mode is described.

## (10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register $B$ is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.
When changing from $A / D$ conversion mode to comparator mode, the result of $A / D$ conversion (register $A D$ ) is undefined.
However, because the comparator register is separated from register $A D$, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.
If the value in the comparator register is $n$, the logic value of comparison voltage Vref generated by the built-in DA converter can be determined from the following formula:

$$
\left[\begin{array}{l}
\text { Logic value of comparison voltage Vref } \\
\text { Vref }=\frac{\text { VDD }}{256} \times n \\
n \text { : The value of register AD }(\mathrm{n}=0 \text { to } 255)
\end{array}\right.
$$

## (11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The ADF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.
The comparator stops 2 machine cycles $+A / D$ conversion clock f (ADCK) 1 clock after it has started $(4 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=6.0 \mathrm{MHz}$ in XIN through mode, $\mathrm{f}($ ADCK $)=\mathrm{f}($ INSTCK $) / 6)$. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

## (13) Notes for the use of $A / D$ conversion

- TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register $A D$ is transferred to the high-order 2 bits of register $A$, simultaneously, the low-order 2 bits of register $A$ is " 0 ."

- Operation mode of $A / D$ converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of $A / D$ converter with the bit 3 of register Q1 while the A/D converter is operating.
Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.


Fig. 40 Comparator operation timing chart

## (14) Definition of $A / D$ converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 41).

- Relative accuracy
(1) Zero transition voltage ( V 0 T )

This means an analog input voltage when the actual A/D conversion output data changes from " 0 " to " 1 ."
(2) Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."
(3) Linearity error

This means a deviation from the line between Vot and VFST of a converted value between Vot and VFST.
(4) Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VOT and VFST by 1 LSB at the relative accuracy.

- Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from " $n$ " to " $\mathrm{n}+1$ " ( $\mathrm{n}=0$ to 1022)
-1LSB at relative accuracy $\rightarrow \frac{\text { VFST-VoT }}{1022}(\mathrm{~V})$

- 1LSB at absolute accuracy $\rightarrow \frac{\text { VDD }}{1024}$ (V)


Fig. 41 Definition of A/D conversion accuracy

## SERIAL INTERFACE

The 4518 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.
Serial I/O consists of;

- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers $A$ and $B$ are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer. The pin functions of the serial I/O pins can be set with the register J1.

Table 14 Serial I/O pins

| Pin | Pin function when selecting serial I/O |
| :--- | :--- |
| P20/SCK | Clock I/O (SCK) |
| P21/SOUT | Serial data output (SOUT) |
| P22/SIN | Serial data input (SIN) |

Note: Even when the Sck, Sout, Sin pin functions are used, the input of $\mathrm{P} 20, \mathrm{P} 21, \mathrm{P} 22$ are valid.


Fig. 42 Serial I/O structure
Table 15 Serial I/O control register

| Serial I/O control register J1 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W TAJ1/TJ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J13 | Serial I/O synchronous clock selection bits | J13 | J12 | Synchronous clock |  |  |
|  |  | 0 | 0 | Instruction clock (INSTCK) divided by 8 |  |  |
|  |  | 0 | 1 | Instruction clock (INSTCK) divided by 4 |  |  |
| J12 |  | 1 | 0 | Instruction clock (INSTCK) divided by 2 |  |  |
|  |  | 1 | 1 | External clock (Sck input) |  |  |
| J11 | Serial I/O port function selection bits | J11 | J10 |  | Port function |  |
|  |  | 0 | 0 | P20, P21,P2 | ed/Sck, Sout, Sin not selected |  |
|  |  | 0 | 1 | Sck, Sout, P22 selected/P20, P21, Sin not selected |  |  |
| J10 |  | 1 | 0 |  |  |  |
|  |  | 1 | 1 | Sck, Sout, Sin selected/P20, P21,P22 not selected |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.


Fig. 43 Serial I/O register state when transferring

## (1) Serial I/O register SI

Serial I/O register SI is the 8 -bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and $B$ with the TSIAB instruction. The contents of register $A$ is transmitted to the low-order 4 bits of register SI , and the contents of register B is transmitted to the high-order 4 bits of register SI .
During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0 ) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).
When register SI is used as a work register without using serial I/O, do not select the Sck pin.

## (2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to " 1 " when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The SIOF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to " 0 " and then serial I/O transmission/reception is started.

## (4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/Sck, P21/Sout and $\mathrm{P}_{2} /$ /Sin pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.
(5) How to use serial I/O

Figure 44 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the
wiring between each pin with a resistor. Figure 44 shows the data transfer timing and Table 16 shows the data transfer sequence.


Fig. 44 Serial I/O connection example


Fig. 45 Timing of serial I/O data transfer

Table 16 Processing sequence of data transfer from master to slave

| Master (transmission) | Slave (reception) |
| :---: | :---: |
| [Initial setting] | [Initial setting] |
| - Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 44. | - Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 44. |
| T $\overline{J 1 A}$ and TV $\overline{2 A}$ instructions | $\overline{\mathrm{T}}$ J $\overline{1 \mathrm{~A}}$ and TV$\overline{2 \mathrm{~A}}$ instructions |
| - Setting the port received the reception enable signal (SRDY) to the input mode. <br> (Port D3 is used in this example) | - Setting the port transmitted the reception enable signal $\overline{(S R D Y)} \overline{\text { and outputting }}$ " H " level (reception impossible). <br> (Port $\mathrm{D}_{3}$ is used in this example) |
| $\overline{\mathrm{S}} \overline{\mathrm{D}}$ instruction | $\overline{S D} \overline{\text { instruction }}$ |
| * [Transmission enable state] | *[Reception enable state] |
| - Storing transmission data to serial I/O register SI. | - The SIOF flag is cleared to "0." |
| TSIAB instruction | SST instruction |
|  | - "L" level (reception possible) is output from port D3. |
|  | RD instruction |
| [Transmission] | [Reception] |
| -Check port D3 is "L" level. |  |
| SZD instruction |  |
| -Serial transfer starts. |  |
| SST instruction |  |
| -Check transmission completes. | - Check reception completes. |
| SNZSI instruction | SNZSI instruction |
| -Wait (timing when continuously transferring) | - "H" level is output from port D3. |
|  | S $\overline{\mathrm{D}}$ instruction |
|  | [Data processing] |

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to " 1 " when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

## RESET FUNCTION

System reset is performed by applying " $L$ " level to $\overline{R E S E T}$ pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.
Then when " H " level is applied to RESET pin, software starts from address 0 in page 0 .


Note: The number of clock cycles depends on the internal state of the microcomputer when reset is performed.

Fig. 46 Reset release timing


Fig. $47 \overline{\text { RESET }}$ pin input waveform and reset operation

## (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to $100 \mu$ s or less.

If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to $\overline{\text { RESET }}$ pin until the value of supply voltage reaches the minimum operating voltage.


Fig. 48 Structure of reset pin and its peripherals,, and power-on reset operation
Table 1 Port state at reset

| Name | Function | State |
| :--- | :--- | :--- |
| D0-D5 | D0-D5 | High-impedance (Notes 1, 2) |
| D6/CNTR0 | D6 | High-impedance (Notes 1, 2) |
| D7/CNTR1 | D7 | High-impedance (Notes 1, 2) |
| P00-P03 | P00-P03 | High-impedance (Notes 1, 2, 3) |
| P10-P13 | P10-P13 | High-impedance (Notes 1, 2, 3) |
| P20/SCK, P21/SouT, P22/SIN | P20-P22 | High-impedance (Note 1) |
| P30/INT0, P31/INT1 | P30, P31 | High-impedance (Note 1) |
| P60/AIN0-P63/AIN3 | P60-P63 | High-impedance (Note 1) |

Notes 1: Output latch is set to " 1. ."
2: Output structure is N -channel open-drain.
3: Pull-up transistor is turned OFF.

## (2) Internal state at reset

Figure 49 and 50 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.


Fig. 49 Internal state at reset 1

" $X$ " represents undefined.

Fig. 50 Internal state at reset 2

## VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.


Fig. 51 Voltage drop detection reset circuit


Fig. 52 Voltage drop detection circuit operation waveform
Table 17 Voltage drop detection circuit operation state

| VDCE pin | At CPU operating | At RAM back-up |
| :---: | :---: | :---: |
| "L" | Invalid | Invalid |
| "H" | Valid | Valid |

## RAM BACK-UP MODE

The 4518 Group has the RAM back-up mode.
When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.
As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 53 shows the state transition.

## (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag $(P)$ with the SNZP instruction.

## (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0 . In this case, the $P$ flag is " 1 ."

## (3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to $\overline{\text { RESET }}$ pin, or
- reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop, or
- SRST instruction is executed.

In this case, the P flag is " 0. "

Table 18 Functions and states retained at RAM back-up

| Function | RAM back-up |
| :---: | :---: |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | $\times$ |
| Contents of RAM | 0 |
| Interrupt control registers V1, V2 | $\times$ |
| Interrupt control registers I1, I2 | 0 |
| Selection of oscillation circuit | 0 |
| Clock control register MR | $\times$ |
| Timer 1 function | (Note 3) |
| Timer 2 function | (Note 3) |
| Timer 3 function | (Note 3) |
| Timer 4 function | (Note 3) |
| Watchdog timer function | $\times$ (Note 4) |
| Timer control register PA, W4 | $\times$ |
| Timer control registers W1 to W3, W5, W6 | 0 |
| Serial I/O function | $\times$ |
| Serial I/O mode register J1 | 0 |
| A/D conversion function | $\times$ |
| A/D control registers Q1 to Q3 | $\bigcirc$ |
| Voltage drop detection circuit | O (Note 5) |
| Port level | $\bigcirc$ |
| Key-on wakeup control register K0 to K2 | 0 |
| Pull-up control registers PU0, PU1 | 0 |
| Port output direction registers FR0 to FR2 | 0 |
| External 0 interrupt request flag (EXF0) | $\times$ |
| External 1 interrupt request flag (EXF1) | $\times$ |
| Timer 1 interrupt request flag (T1F) | (Note 3) |
| Timer 2 interrupt request flag (T2F) | (Note 3) |
| Timer 3 interrupt request flag (T3F) | (Note 3) |
| Timer 4 interrupt request flag (T4F) | (Note 3) |
| A/D conversion completion flag (ADF) | $\times$ |
| Serial I/O transmission/reception completion flag (SIOF) | $\times$ |
| Interrupt enable flag (INTE) | $\times$ |
| Watchdog timer flags (WDF1, WDF2) | $\times$ (Note 4) |
| Watchdog timer enable flag (WEF) | $\times$ (Note 4) |

Notes 1:"O" represents that the function can be retained, and " $X$ " represents that the function is initialized.
Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is initialized to " 7 " at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.

## (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

## (5) Related registers

- Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TKOA instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the return condition and valid waveform/ level selection for port P0. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.

- Key-on wakeup control register K2

Register K2 controls the INT0 and INT1 key-on wakeup functions and return condition function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register $A$ with the TPUOA instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register $A$ with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.

- External interrupt control register I1

Register 11 controls the valid waveform of external 0 interrupt, input control of INTO pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAl1 instruction can be used to transfer the contents of register 11 to register A .

- External interrupt control register 12

Register 12 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I 2 to register A .

Table 19 Return source and return condition

| Return source |  | Return condition | Remarks |
| :---: | :---: | :---: | :---: |
|  | Ports P00-P03 | Return by an external "H" level or "L" level input, or rising edge ("L" $\rightarrow$ "H") or falling edge ("H" $\rightarrow$ "L"). | The key-on wakeup function can be selected with 2 port units. Select the return level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state. |
|  | Ports P10-P13 | Return by an external "L" level input. | The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state. |
|  | $\begin{aligned} & \text { INT0 } \\ & \text { INT1 } \end{aligned}$ | Return by an external "H" level or "L" level input, or rising edge $(" L " \rightarrow$ "H") or falling edge ("H" $\rightarrow$ "L"). <br> The external interrupt request flags (EXF0, EXF1) are not set. | Select the return level ("L" level or "H" level) with the registers I1 and I2 according to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state. |



Fig. 53 State transition


Fig. 54 Set source and clear source of the $P$ flag


Fig. 55 Start condition identified example using the SNZP instruction

Table 20 Key-on wakeup control register, pull-up control register

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Pins P12 and P13 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Pins P10 and P11 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Pins P02 and P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Pins P00 and P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| Key-on wakeup control register K1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAK1/TK1A |
| K13 | Ports P02 and P03 return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K12 | Ports P 02 and P 03 valid waveform/ level selection bit | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| K11 | Ports P01 and P00 return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K10 | Ports P01 and P00 valid waveform/ level selection bit | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| Key-on wakeup control register K2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W <br> TAK2/TK2A |
| K23 | INT1 pin return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K22 | INT1 pin key-on wakeup contro bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K21 | INTO pin return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K20 | INT0 pin key-on wakeup contro bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

Table 21 Key-on wakeup control register, pull-up control register

| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | $\begin{gathered} \text { R/W } \\ \text { TAPUO/ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PU03 | P03 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU02 | P02 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU01 | P01 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU00 | POo pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| Pull-up control register PU1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAPU1/ |
| PU13 | P13 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU12 | P12 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU11 | P11 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU10 | P10 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |

[^1]
## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.
Figure 56 shows the structure of the clock control circuit.
The 4518 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4518 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.
The oscillation start/stop of main clock $f(X I N)$ is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.
The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.
The oscillation circuit corresponding to the first executed one of these instructions is valid.
Execute the main clock ( $\mathrm{f}(\mathrm{XIN}$ )) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).
When the CMCK, CRCK, and CYCK instructions are never executed, main clock ( $f($ XIN $)$ ) cannot be used and system can be operated only by on-chip oscillator.
The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.


Fig. 56 Clock control circuit structure

## (1) Main clock generating circuit ( $f($ Xin) )

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.
After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.
When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock $f(\mathrm{XIN})$ is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.
Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.


- Set the main clock (f(Xin)) oscillation by bit 1 of register MR.
- Switch the system clock by bit 0 of register MR.

Also, when system clock is switched after main clock oscillation is started,
generate the oscillation stabilizing wait time by program if necessary.

- Set the on-chip oscillator clock oscillation by register RG.

Fig. 57 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation

## (2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock ( $f($ XIN $)$ ) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and Xout pin open (Figure 58).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.

## (3) Ceramic resonator

When the ceramic resonator is used as the main clock ( $f(\mathrm{XIN})$ ), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and Xout (Figure 59).

## (4) RC oscillation

When the RC oscillation is used as the main clock ( $f(\mathrm{XIN})$ ), connect the XIN pin to the external circuit of resistor $R$ and the capacitor $C$ at the shortest distance and leave Xout pin open. Then, execute the CRCK instruction (Figure 60).
The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

## (5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock ( $f(\mathrm{XIN})$ ), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and Xout (Figure 61).

## (6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock ( $f(\mathrm{XIN})$ ) oscillation start to be enabled (MR1=0).
For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to " H " in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock ( $f(\mathrm{XIN})$ ) oscillation starts to be valid ( $\mathrm{MR} 1=0$ ) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a $1 \mathrm{k} \Omega$ or more resistor to XIN pin in series to limit of current by competitive signal.


Fig. 58 Handling of XIN and Xout when operating on-chip oscillator


Fig. 59 Ceramic resonator external circuit


Fig. 60 External RC oscillation circuit


Fig. 61 External quartz-crystal circuit


Fig. 62 External clock input circuit

## (7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A .

## (8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 22 Clock control registers

| Clock control register MR |  | at reset : 11112 |  | at RAM back-up : 11112 | R/W TAMR/ TMRA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | Operation mode selection bits | MR3 MR2 |  | Operation mode |  |
|  |  | 0 0 | Through mo | not divided) |  |
|  |  | 0 | Frequency d | ode |  |
| MR2 |  | 0 | Frequency d | mode |  |
|  |  | $1{ }^{1}$ | Frequency did | mode |  |
| MR1 | Main clock $f($ XIN ) oscillation circuit control bit | 0 | Main clock | ation enabled |  |
|  |  | 1 | Main clock ( | tion stop |  |
| MRo | System clock oscillation source selection bit | 0 | Main clock ( |  |  |
|  |  | 1 | Main clock |  |  |


| Clock control register RG |  | at reset :02 |  | at RAM back-up :02 | W |
| :---: | :--- | :---: | :--- | :--- | :--- |
| RGo | On-chip oscillator (f(RING)) control bit | 0 | On-chip oscillator (f(RING)) oscillation enabled |  |  |
|  |  | 1 | On-chip oscillator (f(RING)) oscillation stop |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## ROM ORDERING METHOD

1.Mask ROM Order Confirmation Form*
2.Mark Specification Form*
3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

## LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. $0.1 \mu \mathrm{~F}$ ) between pins VdD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as Vpp pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about $5 \mathrm{k} \Omega$ (connect this resistor to CNVss/ VPP pin as close as possible).
(2) Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)
(3) Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

44 Stack registers (SKs)
Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20-P22 can be used even when Sin, Sout and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected.
- The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is selected.
- The input of D7 can be used even when CNTR1 (output) is selected.
(6) Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.
Stop counting and then execute the TPSAB instruction to set prescaler data.
(7) Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.
(8) Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.
(9) Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction ( $\mathrm{T} 1 \mathrm{AB}, \mathrm{T} 2 \mathrm{AB}, \mathrm{T} 3 \mathrm{AB}, \mathrm{T} 4 \mathrm{AB}$ ) to write its data.
(10)Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R 4 H while timer 1 , timer 3 or timer 4 is operating, avoid a timing when timer 1 , timer 3 or timer 4 underflows.
(11) Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.
When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.
(12) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to " 0 " to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag
(13) Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.


Fig. 63 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)
(14) Timer 4 count start timing and count time when operation starts

Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 4 operations start (1).
Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.

(1) Timer Start

Fig. 64 Timer count start timing and count time when operation starts (Timer 4)
(13) Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register 11 to " 0 ", and set a timer 1 count start synchronous circuit to be "not selected".
Start timer operation immediately after operation of a period measurement circuit is started.
When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.
When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.
Depending on the state of timer 1 , the timer 1 interrupt request flag (T1F) may be set to " 1 " when the period measurement circuit is stopped by clearing bit 2 of register W5 to " 0 ". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 65(1) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit. In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 65(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 653).
While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.
When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.
When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.
(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)
When the input of $\mathrm{P} 30 /$ INT0 pin is selected for measurement, set the bit 3 of a register I1 to " 1 ", and set the input of INTO pin to be enabled.

```
    :
LA 0 ; (X0X }02
TV1A ; The SNZT1 instruction is valid
LA 0 ; (X0X }02
TW5A ; Period measurement circuit stop
NOP
SNZT1 ; The SNZT1 instruction is executed
    (T1F flag cleared)
NOP
    . (3)
        :
        X: these bits are not used here.
```

Fig. 65 Period measurement circuit program example

## (16) P30/INT0 pin

(1) Note [1] on bit 3 of register 11

When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure $\left.66{ }^{(1)}\right)$ and then, change the bit 3 of register 11. In addition, execute the SNZO instruction to clear the EXFO flag to " 0 " after executing at least one instruction (refer to Figure 66 (2).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 66 (3).

| : |  |
| :---: | :---: |
| TV1A | ; The SNZ0 instruction is valid ........... (1) |
| LA 8 | ; (1×X×2) |
| TI1A | ; Control of INT0 pin input is changed |
| NOP | .................................................... (2) |
| SNZO | ; The SNZO instruction is executed (EXF0 flag cleared) |
| NOP | .................................................... (3) |
| $\times$ : these bits are not used here. |  |

Fig. 66 External 0 interrupt program example-1
(2) Note [2] on bit 3 of register I1

When the bit 3 of register 11 is cleared to " 0 ", the RAM back-up mode is selected and the input of INTO pin is disabled, be careful about the following notes.

- When the input of INT0 pin is disabled (register $113=$ " 0 "), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 67(1).


Fig. 67 External 0 interrupt program example-2
(3) Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXFO) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 68(1) and then, change the bit 2 of register 11.
In addition, execute the SNZO instruction to clear the EXFO flag to " 0 " after executing at least one instruction (refer to Figure 68(2)). Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 683).

|  |  |
| :---: | :---: |
|  |  |

Fig. 68 External 0 interrupt program example-3

## (1) P31/INT1 pin

(1) Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

- Depending on the input state of the $\mathrm{P} 31 / \mathrm{INT} 1$ pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 69(1) and then, change the bit 3 of register I2.
In addition, execute the SNZ1 instruction to clear the EXF1 flag to " 0 " after executing at least one instruction (refer to Figure 69(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 693).

| ! |  |
| :---: | :---: |
| LA 4 | ; ( $\times \times 0 \times 2$ ) |
| TV1A | ; The SNZ1 instruction is valid ...........1) |
| LA | ; (1XXX2) |
| TI2A | ; Control of INT1 pin input is changed |
| NOP | .................................................. (2) |
| SNZ1 | ; The SNZ1 instruction is executed (EXF1 flag cleared) |
| NOP | .................................................. (3) |
| : |  |
| $x$ : these bits are not used here. |  |

Fig. 69 External 1 interrupt program example-1
(2) Note [2] on bit 3 of register I2

When the bit 3 of register I 2 is cleared to " 0 ", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

- When the input of INT1 pin is disabled (register I23 = " 0 "), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 70®).

| : |  |
| :---: | :---: |
| LA 0 | ; ( $\times 0 \times \times 2$ ) |
| TK2A | ; Input of INT1 key-on wakeup invalid .. (1) |
| DI |  |
| EPOF |  |
| POF | ; RAM back-up |
| ! |  |
| $\times$ : these bits are not used here. |  |

Fig. 70 External 1 interrupt program example-2
(3) Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I 2 in software, be careful about the following notes.

- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to " 0 " (refer to Figure 71(1) and then, change the bit 2 of register 12.
In addition, execute the SNZ1 instruction to clear the EXF1 flag to " 0 " after executing at least one instruction (refer to Figure 71®).
Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 713).


Fig. 71 External 1 interrupt program example-3

## (8) A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register $A D$ is transferred to the high-order 2 bits of register $A$, simultaneously, the low-order 2 bits of register $A$ is " 0 ."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of $A / D$ converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to " 0 " to change the operating mode of the $A / D$ converter from the comparator mode to $A / D$ conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

| $\begin{array}{ll}  & \vdots \\ & \\ 8 \end{array}$ | ; (×0××2) |
| :---: | :---: |
| TV2A | ; The SNZAD instruction is valid ........ ${ }^{(1)}$ |
| LA 0 | ; (0XX×2) |
| TQ1A | ; Operation mode of $A / D$ converter is changed from comparator mode to $A / D$ conversion mode. |
| SNZAD |  |
| NOP |  |
| : | $\times$ : these bits are not used here. |

Fig. 72 A/D converter program example-3
(19) A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient $A / D$ accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor ( $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ) to analog input pins (Figure 73).
When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 74. In addition, test the application products sufficiently.


Fig. 73 Analog input external circuit example-1


Fig. 74 Analog input external circuit example-2

## 90 POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.
Note that system cannot enter the RAM back-up state when executing only the POF instruction.
Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.
(9) Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.
(22)Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to $100 \mu$ s or less. If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the RESET pin and Vss at the shortest distance, and input " $L$ " level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

33 Clock control
Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).
The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.
The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.
When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.
The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or $\mathrm{f}(\mathrm{XIN})$ ) selected for the system clock cannot be stopped.
${ }^{43}$ On-chip oscillator
The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.
When considering the oscillation stabilize wait time at the switch of clock, be careful that the variable frequency of the on-chip oscillator clock.

## External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to Xin pin and Xout pin open. In program, after the CMCK instruction is executed, set main clock ( $\mathrm{f}(\mathrm{XIN}$ )) oscillation start to be enabled ( $\mathrm{MR} 1=0$ ).
For this product, when RAM back-up mode and main clock ( $\mathrm{f}(\mathrm{XIN})$ ) stop (MR1=1), XIN pin is fixed to " H " in order to avoid the through current by floating of internal logic. The XIN pin is fixed to " H " until main clock ( $\mathrm{f}(\mathrm{XIN}$ )) oscillation start to be valid ( $\mathrm{MR} 1=0$ ) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a $1 \mathrm{k} \Omega$ or more resistor to Xin pin in series to limit of current by competitive signal.

66 Electric Characteristic Differences Between Mask ROM and One
Time PROM Version MCU
There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.
When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.
(77) Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

## CONTROL REGISTERS

| Interrupt control register V1 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W <br> TAV1/TV1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | External 1 interrupt enable bit | 0 | Interrupt disabled (SNZ1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZ1 instruction is invalid) |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZO instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W <br> TAV2/TV2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Serial I/O interrupt enable bit | 0 | Interrupt disabled (SNZSI instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZSI instruction is invalid) |  |  |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZAD instruction is invalid) |  |  |
| V21 | Timer 4 interrupt enable bit | 0 | Interrupt disabled (SNZT4 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT4 instruction is invalid) |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |


| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TA1/TI1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT0 pin input control bit (Note 2) | 0 | INT0 pin input disabled |  |  |
|  |  | 1 | INT0 pin input enabled |  |  |
| 112 | Interrupt valid waveform for INTO pin/ return level selection bit (Note 2) | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction) |  |  |
|  |  | 1 | Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction) |  |  |
| 111 | INTO pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INTO pin Timer 1 count start synchronous circuit selection bit | 0 | Timer 1 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 1 count start synchronous circuit selected |  |  |


| Interrupt control register I2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAI2/TI2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 123 | INT1 pin input control bit (Note 2) | 0 | INT1 pin input disabled |  |  |
|  |  | 1 | INT1 pin input enabled |  |  |
| 122 | Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2) | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction) |  |  |
|  |  | 1 | Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction) |  |  |
| 121 | INT1 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 120 | INT1 pin Timer 3 count start synchronous circuit selection bit | 0 | Timer 3 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 3 count start synchronous circuit selected |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of $\mathrm{I} 12, \mathrm{I} 13 \mathrm{I} 22$ and I 23 are changed, the external interrupt request flag (EXFO, EXF1) may be set to " 1 ".

| Clock control register MR |  | at reset : 11112 |  | at RAM back-up : 11112 | $\begin{gathered} \text { R/W } \\ \text { TAMR/ } \\ \text { TMRA } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | Operation mode selection bits | MR3 ${ }^{\text {MR2 }}$ | Operation mode |  |  |
|  |  | 0 | Through mode (frequency not divided) |  |  |
|  |  | 0 | Frequency divided by 2 mode |  |  |
| MR2 |  | 10 | Frequency divided by 4 mode |  |  |
|  |  | $1{ }^{1}$ | Frequency divided by 8 mode |  |  |
| MR1 | Main clock f(XIN) oscillation circuit control bit | 0 | Main clock ( $\mathrm{f}(\mathrm{XIN})$ ) oscillation enabled |  |  |
|  |  | 1 | Main clock (f(XIN)) oscillation stop |  |  |
| MRo | System clock oscillation source selection bit | 0 | Main clock (f(XiN)) |  |  |
|  |  | 1 | Main clock (f(RING)) |  |  |


| Clock control register RG |  | at reset : 02 |  | at RAM back-up : 02 | $\begin{gathered} \text { W } \\ \text { TRGA } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RGo | On-chip oscillator (f(RING)) control bit | 0 | On-chip oscillator (f(RING)) oscillation enabled |  |  |
|  |  | 1 | On-chip oscillator (f(RING)) oscillation stop |  |  |


| Timer control register PA |  | at reset : 02 |  | at RAM back-up : 02 | W |
| :--- | :--- | :---: | :--- | :--- | :---: |
| PA0 | Prescaler control bit | 0 | Stop (state initialized) |  |  |


| Timer control register W1 |  | at reset : 00002 |  |  | at RAM back-up : state retained |
| :---: | :--- | :---: | :--- | :--- | :--- | \(\left.\begin{array}{c}R/W <br>

TAW1/TW1A\end{array}\right]\)

| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W <br> TAW2/TW2A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W23 | CNTR0 output signal selection bit | 0 |  | Timer 1 underflow signal divided by 2 output |  |  |
|  |  | 1 | 1 | Timer 2 underflow signal divided by 2 output |  |  |
| W22 | Timer 2 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W21 | Timer 2 count source selection bits | W21 W20 |  | Count source |  |  |
|  |  | 0 | 0 | System clock (STCK) |  |  |
|  |  | 0 | 1 | Prescaler output (ORCLK) |  |  |
| W20 |  | 1 | 0 | Timer 1 underflow signal (T1UDF) |  |  |
|  |  | 1 | 1 | PWM signal (PWMOUT) |  |  |

[^2]| Timer control register W3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W <br> TAW3/TW3A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W33 | Timer 3 count auto-stop circuit selection bit (Note 2) | 0 |  | Timer 3 count auto-stop circuit not selected |  |  |
|  |  |  |  | Timer 3 count auto-stop circuit selected |  |  |
| W32 | Timer 3 control bit | 0 |  | Stop (state retained) |  |  |
|  |  |  |  | Operating |  |  |
| W31 | Timer 3 count source selection bits | W31 | N30 |  | Count source |  |
|  |  | 0 | 0 | PWM signal | OUT) |  |
|  |  | 0 | 1 | Prescaler out | RCLK) |  |
| W30 |  | 1 | 0 | Timer 2 underflow signal (T2UDF) |  |  |
|  |  | 1 | 1 | CNTR1 input |  |  |


| Timer control register W4 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W <br> TAW4/TW4A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| W43 | D7/CNTR1 pin function selection bit | 0 | D7 (I/O) / CNTR1 (input) |  |  |
|  |  | 1 | CNTR1 (I/O) / D7 (input) |  |  |
| W42 | PWM signal <br> "H" interval expansion function control bit | 0 | PWM signal "H" interval expansion function invalid |  |  |
|  | Timer 4 control bit | 0 | PWM signal "H" interval expansion function valid |  |  |
| W40 |  | 1 | Operating |  |  |
|  |  | 0 | XIN input |  |  |
|  |  | 1 | Prescaler output (ORCLK) divided by 2 |  |  |


| Timer control register W5 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W TAW5/TW5A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W53 | Not used | 1 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  |  |  |  |  |  |
| W52 | Period measurement circuit control bit |  |  | Stop |  |  |
|  |  |  |  | Operating |  |  |
| W51 | Signal for period measurement selection bits | W51 W50 |  | Count source |  |  |
|  |  | 0 | 0 | On-chip oscillator (f(RING/16)) |  |  |
|  |  | 0 | 1 | CNTRo pin inputINTO pin input |  |  |
| W50 |  | 1 | 0 |  |  |  |
|  |  | 1 | 1 | Not available |  |  |


| Timer control register W6 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W63 | CNTR1 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |
| W62 | CNTR0 pin input count edge selection bit | 0 | Falling edge |  |  |
|  |  | 1 | Rising edge |  |  |
| W61 | CNTR1 output auto-control circuit selection bit | 0 | CNTR1 output auto-control circuit not selected |  |  |
|  |  | 1 | CNTR1 output auto-control circuit selected |  |  |
| W60 | D6/CNTR0 pin function selection bit | 0 | D6 (I/O) / CNTR0 (input) |  |  |
|  |  | 1 | CNTR0 (I/O) /D6 (input) |  |  |

[^3]| Serial I/O control register J1 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W <br> TAJ1/TJ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J13 | Serial I/O synchronous clock selection bits | J13 | J12 | Synchronous clock |  |  |
|  |  | 0 | 0 | Instruction clock (INSTCK) divided by 8 |  |  |
|  |  | 0 | 1 | Instruction clock (INSTCK) divided by 4 |  |  |
| J12 |  | 1 | 0 | Instruction clock (INSTCK) divided by 2 |  |  |
|  |  | 1 | 1 | External clock (Sck input) |  |  |
| J11 | Serial I/O port function selection bits | J11 | J10 |  | Port function |  |
|  |  | 0 | 0 | P20, P21,P2 | ed/Sck, Sout, Sin not selected |  |
|  |  | 0 | 1 | Sck, Sout, | cted/P20, P21, SIN not selected |  |
| J10 |  | 1 | 0 | Sck, P21, SIN selected/P20, Sout, P22 not selected |  |  |
|  |  | 1 | 1 | Sck, Sout, SIn selected/P20, P21,P22 not selected |  |  |


| A/D control register Q1 |  | at reset : 00002 |  |  |  | at RAM back-up : state retained | R/W <br> TAQ1/TQ1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q13 | A/D operation mode selection bit | A/D conversion mode |  |  |  |  |  |
|  |  | Comparator mode |  |  |  | , |  |
| Q12 | Analog input pin selection bits | Q12 | Q11 | Q10 |  | Analog input pins |  |
|  |  | 0 | 0 | 0 | AINO |  |  |
|  |  | 0 | 0 | 1 | AIN1 | - |  |
| Q11 |  | 0 | 1 | 0 | AIN2 |  |  |
|  |  | 0 | 1 | 1 | AIN3 |  |  |
|  |  | 1 | 0 | 0 | Not ava |  |  |
| Q10 |  | 1 | 0 | 1 | Not ava |  |  |
|  |  | 1 | 1 | 0 | Not ava |  |  |
|  |  | 1 | 1 | 1 | Not ava |  |  |


| A/D control register Q2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| Q22 | P62/AIN2, P63/AIn3 pin function selection bit | 0 | P62, P63 |  |  |
|  |  | 1 | Aln2, Aln3 |  |  |
| Q21 | P61/AIN1 pin function selection bit | 0 | P61 |  |  |
|  |  | 1 | AIN1 |  |  |
| Q20 | P60/AIN0 pin function selection bit | 0 | P60 |  |  |
|  |  | 1 | AINO |  |  |


| A/D control register Q3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W TAQ3/TQ3A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q33 | Not used | 01 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  |  |  |  |  |  |
| Q32 | A/D converter operation clock selection bit | 1 |  | Instruction clock (INSTCK) |  |  |
|  |  |  |  | On-chip oscillator (f(RING)) |  |  |
| Q31 | A/D converter operation clock division ratio selection bits | Q31 |  |  | Division ratio |  |
|  |  | 0 | 0 | Frequency d | by 6 |  |
|  |  | 0 | 1 | Frequency d | by 12 |  |
| Q30 |  | 1 | 0 | Frequency d | by 24 |  |
|  |  | 1 | 1 | Frequency d | b 48 |  |

Note: "R" represents read enabled, and "W" represents write enabled.

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Pins P12 and P13 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Pins P10 and P11 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Pins P02 and P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Pins P00 and P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| Key-on wakeup control register K1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAK1/TK1A |
| K13 | Ports P 02 and P 03 return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K12 | Ports P 02 and P 03 valid waveform/ level selection bit | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| K11 | Ports P01 and P00 return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K10 | Ports P01 and P00 valid waveform/ level selection bit | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| Key-on wakeup control register K2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAK2/TK2A |
| K23 | INT1 pin return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K22 | INT1 pin key-on wakeup contro bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K21 | INT0 pin return condition selection bit | 0 | Return by level |  |  |
|  |  | 1 | Return by edge |  |  |
| K20 | INT0 pin key-on wakeup contro bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | $\begin{gathered} \text { R/W } \\ \text { TAPU0/ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PU03 | P03 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU02 | P02 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU01 | P01 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU00 | P0o pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| Pull-up control register PU1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W TAPU1/ TPU1A |
| PU13 | P13 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU12 | P12 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU11 | P11 pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU10 | P1o pin pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 |  | Pull-up transistor ON |  |

Note: "R" represents read enabled, and "W" represents write enabled.

| Port output structure control register FR0 |  | at reset :00002 |  | at RAM back-up : state retained |
| :---: | :--- | :---: | :--- | :--- |
| FR03 | Ports P12, P13 output structure selection <br> bit | 0 | N-channel open-drain output |  |
| FR02 | Ports P10, P11 output structure selection <br> bit | 0 | CMOS output |  |
| FR01 | Ports P02, P03 output structure selection <br> bit | 1 | N-channel open-drain output |  |
|  | Ports P00, P01 output structure selection <br> bit | 0 | N-channel open-drain output |  |


| Port output structure control register FR1 |  | at reset :00002 |  | at RAM back-up : state retained |
| :---: | :--- | :---: | :--- | :--- |
| TFR1A |  |  |  |  |
| FR13 | Port D3 output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | 1 | CMOS output |  |
| FR12 | Port D2 output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | Port D1 output structure selection bit | 0 | CMOS output |
|  |  |  | CMOS output |  |
| FR10 | Port Do output structure selection bit | 0 | N-channel open-drain output |  |
|  |  | 1 | CMOS output |  |


| Port output structure control register FR2 |  | at reset : 00002 |  | at RAM back-up : state retained | W TFR2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FR23 | Port D7/CNTR1 output structure selection bit | 0 | N-channel op | output |  |
|  |  | 1 | CMOS output |  |  |
| FR22 | Port D6/CNTR0 output structure selection bit | 0 | N -channel op | output |  |
|  |  | 1 | CMOS output |  |  |
| FR21 | Port D5 output structure selection bit | 0 | N -channel op | output |  |
|  |  | 1 | CMOS outpu |  |  |
| FR20 | Port D4 output structure selection bit | 0 | N -channel o | output |  |
|  |  | 1 | CMOS output |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## INSTRUCTIONS

The 4518 Group has the 148 instructions. Each instruction is described as follows;
(1) Index list of instruction function
(2) Machine instructions (index by alphabet)
(3) Machine instructions (index by function)
(4) Instruction code table

| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| A | Register A (4 bits) | PS | Prescaler |
| B | Register B (4 bits) | T1 | Timer 1 |
| DR | Register DR (3 bits) | T2 | Timer 2 |
| E | Register E (8 bits) | T3 | Timer 3 |
| V1 | Interrupt control register V1 (4 bits) | T4 | Timer 4 |
| V2 | Interrupt control register V2 (4 bits) | T1F | Timer 1 interrupt request flag |
| 11 | Interrupt control register I1 (4 bits) | T2F | Timer 2 interrupt request flag |
| 12 | Interrupt control register I2 (4 bits) | T3F | Timer 3 interrupt request flag |
| MR | Clock control register MR (4 bits) | T4F | Timer 4 interrupt request flag |
| RG | Clock control register RG (1 bit) | WDF1 | Watchdog timer flag |
| PA | Timer control register PA (1 bit) | WEF | Watchdog timer enable flag |
| W1 | Timer control register W1 (4 bits) | INTE | Interrupt enable flag |
| W2 | Timer control register W2 (4 bits) | EXFO | External 0 interrupt request flag |
| W3 | Timer control register W3 (4 bits) | EXF1 | External 1 interrupt request flag |
| W4 | Timer control register W4 (4 bits) | P | Power down flag |
| W5 | Timer control register W5 (4 bits) | ADF | A/D conversion completion flag |
| W6 | Timer control register W6 (4 bits) | SIOF | Serial I/O transmit/receive completion flag |
| J1 | Serial I/O control register J1 (4 bits) |  |  |
| Q1 | A/D control register Q1 (4 bits) | D | Port D (8 bits) |
| Q2 | A/D control register Q2 (4 bits) | P0 | Port P0 (4 bits) |
| Q3 | A/D control register Q3 (4 bits) | P1 | Port P1 (4 bits) |
| PU0 | Pull-up control register PU0 (4 bits) | P2 | Port P2 (3 bits) |
| PU1 | Pull-up control register PU1 (4 bits) | P3 | Port P3 (2 bits) |
| FR0 | Port output format control register FR0 (4 bits) | P6 | Port P6 (4 bits) |
| FR1 | Port output format control register FR1 (4 bits) |  |  |
| FR2 | Port output format control register FR2 (4 bits) | x | Hexadecimal variable |
| K0 | Key-on wakeup control register K0 (4 bits) | y | Hexadecimal variable |
| K1 | Key-on wakeup control register K1 (4 bits) | z | Hexadecimal variable |
| K2 | Key-on wakeup control register K2 (4 bits) | p | Hexadecimal variable |
| X | Register X (4 bits) | n | Hexadecimal constant |
| Y | Register Y (4 bits) | i | Hexadecimal constant |
| Z | Register Z (2 bits) |  | Hexadecimal constant |
| DP | Data pointer (10 bits) (It consists of registers $\mathrm{X}, \mathrm{Y}$, and Z ) | $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Binary notation of hexadecimal variable A (same for others) |
| PC | Program counter (14 bits) |  |  |
| PCH | High-order 7 bits of program counter | $\leftarrow$ | Direction of data movement |
| PCL | Low-order 7 bits of program counter | $\leftrightarrow$ | Data exchange between a register and memory |
| SK | Stack register (14 bits $\times 8$ ) | ? | Decision of state shown before "?" |
| SP | Stack pointer (3 bits) | ( ) | Contents of registers and memories |
| CY | Carry flag | , | Negate, Flag unchanged after executing instruction |
| RPS | Prescaler reload register (8 bits) | M (DP) | RAM address pointed by the data pointer |
| R1 | Timer 1 reload register (8 bits) | a | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| R2 | Timer 2 reload register (8 bits) | $\mathrm{p}, \mathrm{a}$ | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| R3 | Timer 3 reload register (8 bits) |  | in page p5 p4 p3 p2 p1 po |
| R4L | Timer 4 reload register (8 bits) | C | Hex. C + Hex. number x |
| R4H | Timer 4 reload register (8 bits) | $\stackrel{+}{\mathrm{x}}$ |  |

Note : Some instructions of the 4518 Group has the skip function to unexecute the next described instruction. The 4518 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes " 1 " if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION


Note: p is 0 to 15 for M34518M2,
$p$ is 0 to 31 for M34518M4,
$p$ is 0 to 47 for M34518M6,
p is 0 to 63 for M34518M8/E8.

INDEX LIST OF INSTRUCTION FUNCTION (continued)


Note: p is 0 to 15 for M34518M2, p is 0 to 31 for M34518M4, p is 0 to 47 for M34518M6 and p is 0 to 63 for M34518M8/E8.

INDEX LIST OF INSTRUCTION FUNCTION (continued)


INDEX LIST OF INSTRUCTION FUNCTION (continued)


INDEX LIST OF INSTRUCTION FUNCTION (continued)

| $\begin{gathered} \text { Group- } \\ \text { ing } \\ \hline \end{gathered}$ | Mnemonic | Function |
| :---: | :---: | :---: |
|  | NOP | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$ |
|  | POF | Transition to RAM back-up mode |
|  | EPOF | POF instruction valid |
|  | SNZP | $(\mathrm{P})=1$ ? |
|  | DWDT | Stop of watchdog timer function enabled |
|  | WRST | $(W D F 1)=1 ?$ <br> After skipping, $($ WDF 1$) \leftarrow 0$ |
|  | SRST | System reset occurrence |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)



## ADST (A/D conversion STart)



Q13 $=0: A / D$ conversion starting
Q13 $=$ 1: Comparator operation starting
(Q13 : bit 3 of A/D control register Q1)

Grouping: A/D conversion operation
Description: Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 $=0$ ) or the comparator operation at the comparator mode (Q13 $=1$ ) is started.

## AM (Add accumulator and Memory)



## Operation: $\quad(A) \leftarrow(A)+(M(D P))$



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| AND (logical AND between accumulator and memory) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  |  |
| code | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  | 0 | 1 | 8 |  |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})$ AND (M(DP))

|  | Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: | :---: |
|  | 1 | 1 | - | - |
| Grouping: |  |  |  | Arithmetic operation |
| Description:Takes the AND operation between the con- <br> tents of register A and the contents of <br> M(DP), and stores the result in register A. |  |  |  |  |

B a (Branch to address a)


BL $\mathbf{p}, \mathbf{a}$ (Branch Long to address a in page p )


BLA p (Branch Long to address (D) + (A) in page p)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## CMA (CoMplement of Accumulator)



A's contents in register A.

CMCK (Clock select: ceraMic oscillation ClocK)


CRCK (Clock select: Rc oscillation ClocK)


## CYCK (Clock select: crYstal oscillation ClocK)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## DEY (DEcrement register Y)



DI (Disable Interrupt)


## DWDT (Disable WatchDog Timer)



## El (Enable Interrupt)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

EPOF (Enable POF instruction)


IAPO (Input Accumulator from port P0)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | $\begin{array}{c}\text { Number of } \\ \text { words }\end{array}$ | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 2 | 6 | 0 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{A}) \leftarrow(\mathrm{P} 0)$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Input/Output operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the input of |  |  | rt P0 to register |

IAP1 (Input Accumulator from port P1)


IAP2 (Input Accumulator from port P2)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  | 2 | 6 | 2 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{A} 2-\mathrm{A} 0) \leftarrow(\mathrm{P} 22-\mathrm{P} 20)$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Input/Output operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers | he input | Pt P2 to register |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAP3 (Input Accumulator from port P3)


IAP6 (Input Accumulator from port P6)


INY (INcrement register Y)


LA n (Load n in Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| OP1A (Out | t | ort | P1 | ro | A | cu | ul |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Ds |  |  |  |  |  |  |  |  | Do |  |  |  | Number of | Number of | Flag CY | Skip condition |
| code | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | 2 | 2 | $1{ }_{16}$ | words | cycles |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: |  | $\leftarrow$ |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Input/Outp | t operatio |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Outputs P1. | conten | register A to port |

OP2A (Output port P2 from Accumulator)


OP3A (Output port P3 from Accumulator)
 P3.

OP6A (Output port P6 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

OR (logical OR between accumulator and memory)


## POF (Power OFf)



## RAR (Rotate Accumulator Right)



## RB j (Reset Bit)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| RC (Reset Carry flag) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  |
| code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  |  |



| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | - |
| Grouping: Arithmetic operation |  |  |  |

Grouping: Arithmetic operation Description: Clears (0) to carry flag CY.

RD (Reset port D specified by register Y)


## RT (ReTurn from subroutine)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $0{ }_{2} 0$ | 4 | $4{ }_{16}$ |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  | Grouping: Return operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Returns from subroutine to the routine called the subroutine. |  |  |  |

## RTI (ReTurn from Interrupt)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RTS (ReTurn from subroutine and Skip)


| SB j (Set Bit) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  | Number of <br> words <br> 1 | Number of cycles | Flag CY | Skip condition |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  | j 20 | 5 | $\stackrel{C}{+\mathrm{C}_{16}}$ |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | - | - |
| Operation: | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP})) \leftarrow 1 \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  | Grouping: Bit operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Sets (1) the contents of bit $j$ (bit specified by the value j in the immediate field) of M(DP). |  |  |  |

SC (Set Carry flag)


Operation: $\quad(C Y) \leftarrow 1$

## SD (Set port D specified by register Y)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## SEA n (Skip Equal, Accumulator with immediate data n)



SEAM (Skip Equal, Accumulator with Memory)


## Operation: $\quad(\mathrm{A})=(\mathrm{M}(\mathrm{DP}))$ ?

Grouping: Comparison operation
Description: Skips the next instruction when the contents of register A is equal to the contents of M(DP).
Executes the next instruction when the contents of register $A$ is not equal to the contents of M(DP).

SNZO (Skip if Non Zero condition of external 0 interrupt request flag)


SNZ1 (Skip if Non Zero condition of external 1 interrupt request flag)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## SNZAD (Skip if Non Zero condition of A/D conversion completion flag)



SNZIO (Skip if Non Zero condition of external 0 Interrupt input pin)


SNZI1 (Skip if Non Zero condition of external 1 Interrupt input pin)


SNZP (Skip if Non Zero condition of Power down flag)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## SNZSI (Skip if Non Zero condition of Serial I/o interrupt request flag)



SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)


## SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)



## SNZT3 (Skip if Non Zero condition of Timer 3 interrupt request flag)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## SNZT4 (Skip if Non Zero condition of Timer 4 inerrupt request flag)




SST (Serial i/o transmission/reception STart)


SZB j (Skip if Zero, Bit)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| SZC (Skip if Zero, Carry flag) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 2 | F |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | (CY) $=0$ |
| Operation: | $(\mathrm{CY})=0$ ? |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description | Arithmetic operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Skips the tents of cary | next instr ry flag CY | on when the con"." |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | After skip changed. | ing, the | flag remains un- |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Executes tents of the | e next in CY flag is | ction when the con- |

SZD (Skip if Zero, port D specified by register Y)


T1AB (Transfer data to timer 1 and register R1 from Accumulator and register B)


T2AB (Transfer data to timer 2 and register R2 from Accumulator and register B)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $1{ }_{2}$ | 2 | 3 |  |  |  |  |  |  |
| Operation: | $(\mathrm{T} 27-\mathrm{T} 24) \leftarrow(\mathrm{B})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Timer operation |  |  |
|  | $(\text { R27-R24 }) \leftarrow(B)$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2. |  |  |
|  | $\begin{aligned} & (\text { T23-T20 }) \leftarrow(A) \\ & (R 23-R 20) \leftarrow(A) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T3AB (Transfer data to timer 3 and register R3 from Accumulator and register B)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline \begin{array}{c} \text { Number of } \\ \text { words } \end{array} \\ \hline \end{gathered}$ | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $0{ }_{2}$ | 2 | 3 | 216 |  |  |  |  |
| Operation: | $($ T37-T34) $\leftarrow$ (B) |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  | $($ R37-R34) $\leftarrow(\mathrm{B})$ |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3. Transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3. |  |  |
|  | $\begin{aligned} & (\text { T33-T30 }) \leftarrow(\mathrm{A}) \\ & (\text { R33-R30 }) \leftarrow(\mathrm{A}) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

T4AB (Transfer data to timer 4 and register R4L from Accumulator and register B)


T4HAB (Transfer data to register R4H from Accumulator and register B)


| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |

Description: Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4H. Transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4H.

T4R4L (Transfer data to timer 4 from register R4L)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| TAB (Transfer data to Accumulator from register B) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  | D |  |  | $\begin{gathered} \text { Number of } \\ \text { words } \\ \hline \end{gathered}$ | Number of cycles | Flag CY | Skip condition |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{A}) \leftarrow$ (B) |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description: | Register to register transfer |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers the contents of register B to register A . |  |  |

TAB1 (Transfer data to Accumulator and register B from timer 1)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  | 0 |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 7 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |

Operation: $\quad(\mathrm{B}) \leftarrow(\mathrm{T} 17-\mathrm{T} 14)$

Grouping: Timer operation
Description: Transfers the high-order 4 bits (T17-T14) of timer 1 to register B.
Transfers the low-order 4 bits (T13-T10) of timer 1 to register A.

TAB2 (Transfer data to Accumulator and register B from timer 2)

Operation: $\quad(\mathrm{B}) \leftarrow(\mathrm{T} 27-\mathrm{T} 24)$

Grouping: Timer operation
Description: Transfers the high-order 4 bits (T27-T24) of timer 2 to register B.
Transfers the low-order 4 bits (T23-T20) of timer 2 to register A.

TAB3 (Transfer data to Accumulator and register B from timer 3)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB4 (Transfer data to Accumulator and register B from timer 4)


TABAD (Transfer data to Accumulator and register B from register AD)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number ofwords | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $1{ }_{2}$ | 2 | 7 |  |  |  |  |  |  |
| Operation: | In A/D conversion mode (Q13 = 0), <br> $(\mathrm{B}) \leftarrow(\mathrm{AD} 9-\mathrm{AD} 6)$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: A/D conversion operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: In the A/D conversion mode (Q13 $=0$ ), transfers the high-order 4 bits (AD9-AD6) of |  |  |  |
|  | $(\mathrm{A}) \leftarrow(\mathrm{AD} 5-\mathrm{AD} 2)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | In comparator mode (Q13 = 1), |  |  |  |  |  |  |  |  |  |  |  |  |  |  | register AD |  | and the middle-or- |
|  | $(\mathrm{B}) \leftarrow(\mathrm{AD7}-\mathrm{AD} 4)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | der 4 bits | (AD5-A | of register AD to |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | register A. In |  | tor mode (Q13 = 1), |
|  | (Q13 : bit 3 of A/D control register Q1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  | transfers th of register 4 bits (AD3 | D to regis AD0) of $r$ | 4 bits (AD7-AD4) <br> $B$, and the low-order <br> er $A D$ to register $A$. |

TABE (Transfer data to Accumulator and register B from register E)


Operation: $\quad(B) \leftarrow\left(E_{7}-E_{4}\right)$
$(\mathrm{A}) \leftarrow\left(\mathrm{E}_{3}-\mathrm{E} 0\right)$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |

Description: Transfers the high-order 4 bits (E7-E4) of register $E$ to register $B$, and low-order 4 bits of register $E$ to register $A$.

TABP p (Transfer data to Accumulator and register B from Program memory in page p)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TABPS (Transfer data to Accumulator and register B from PreScaler)


TABSI (Transfer data to Accumulator and register B from register SI)


TAD (Transfer data to Accumulator from register D)


TADAB (Transfer data to register AD from Accumulator from register B)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| Instruction | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| code | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 2 | 5 | 3 |  |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{I})$

| Number of <br> words <br> 1Number of <br> cycles |
| :--- |
| 1 |

TAI2 (Transfer data to Accumulator from register I2)


TAJ1 (Transfer data to Accumulator from register J1)


TAKO (Transfer data to Accumulator from register K0)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## TAK1 (Transfer data to Accumulator from register K1)



TAK2 (Transfer data to Accumulator from register K2)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of | Number of | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |  | 2 | 5 | A |  | words |  |  |  |
| Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{K} 2)$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Input/Output operation |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | $(\mathrm{A}) \leftarrow(\mathrm{K} 2)$ | Description: Transfers the contents of key-on wakeup control register K2 to register A. |  |  |  |

TALA (Transfer data to Accumulator from register LA)


TAM j (Transfer data to Accumulator from Memory)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAMR (Transfer data to Accumulator from register MR)


TAPU0 (Transfer data to Accumulator from register PU0)


TAPU1 (Transfer data to Accumulator from register PU1)


| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 2 | 5 | E |  |
| Operation: |  | $\leftarrow$ | (1) |  |  |  |  |  |  |  |  |  |  |  |

Grouping: Input/Output operation
Description: Transfers the contents of pull-up control register PU1 to register A.

TAQ1 (Transfer data to Accumulator from register Q1)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



TAQ3 (Transfer data to Accumulator from register Q3)


TASP (Transfer data to Accumulator from Stack Pointer)


TAV1 (Transfer data to Accumulator from register V1)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAV2 (Transfer data to Accumulator from register V2)


TAW1 (Transfer data to Accumulator from register W1)


TAW2 (Transfer data to Accumulator from register W2)


$$
\text { Operation: } \quad(\mathrm{A}) \leftarrow(\mathrm{W} 2)
$$

TAW3 (Transfer data to Accumulator from register W3)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAW4 (Transfer data to Accumulator from register W4)


TAW5 (Transfer data to Accumulator from register W5)


TAW6 (Transfer data to Accumulator from register W6)
 Operation: $\quad(A) \leftarrow(W 6)$

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: Timer operation |  |  |  |
| Description: $\begin{aligned} & \text { Transfers the contents of timer control reg- } \\ & \text { ister W6 to register A. }\end{aligned}$ |  |  |  |

TAX (Transfer data to Accumulator from register X)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAY (Transfer data to Accumulator from register Y)


TAZ (Transfer data to Accumulator from register Z)


TBA (Transfer data to register B from Accumulator)


## Operation: $\quad(\mathrm{B}) \leftarrow(\mathrm{A})$

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: Register to register transfer | Register to register transfer |  |  |
| Description | Transfers | e conten | register A to | ter B.

TDA (Transfer data to register D from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 2 | 9 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{DR2} 2-\mathrm{DR} 0) \leftarrow\left(\mathrm{A}_{2}-\mathrm{A} 0\right)$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Register to register transfer |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D. |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TEAB (Transfer data to register E from Accumulator and register B)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | 0 | 1 | A ${ }_{16}$ |  |  |  |  |
| Operation: | $\begin{aligned} & \left(E_{7}-E_{4}\right) \leftarrow(B) \\ & \left(E_{3}-E_{0}\right) \leftarrow(A) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Register to register transfer |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Descriptio | Transfers high-order the conte bits (E3-E | the cont <br> 4 bits (E <br> ts of regi <br> ) of regis | of register B to the ) of register E , and A to the low-order 4 |

TFROA (Transfer data to register FR0 from Accumulator)


TFR1A (Transfer data to register FR1 from Accumulator)


TFR2A (Transfer data to register FR2 from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  | 2 | 2 | A ${ }_{16}$ | words | cycles <br> 1 |  |  |
| Operation: | $($ FR2 $) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Input/Output operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the contents of register A to the port output structure control register FR2. |  |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TI1A (Transfer data to register I1 from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2 | 1 | 7 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(11) \leftarrow(A)$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Interrupt operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Descriptio | Transfers rupt control | he conten register | register $A$ to in |

TI2A (Transfer data to register I2 from Accumulator)


TJ1A (Transfer data to register J1 from Accumulator)


## Operation: $\quad(\mathrm{J} 1) \leftarrow(\mathrm{A})$

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: Serial I/O operation | Serial I/O operation |  |  |
| Descriptio | Transfers I/O contro | he conten register J | register $A$ to s |

TK0A (Transfer data to register K0 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



TK2A (Transfer data to register K2 from Accumulator)


TMA j (Transfer data to Memory from Accumulator)


TMRA (Transfer data to register MR from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TPAA (Transfer data to register PA from Accumulator)


TPSAB (Transfer data to Pre-Scaler from Accumulator and register B)


TPU0A (Transfer data to register PU0 from Accumulator)


TPU1A (Transfer data to register PU1 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TQ1A (Transfer data to register Q1 from Accumulator)


TQ2A (Transfer data to register Q2 from Accumulator)


TQ3A (Transfer data to register Q3 from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words |  | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 2 | 0 | 6 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $($ Q3 $) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: A/D conversion operation |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the contents of register A to A/D control register Q3. |  |  |  |  |

TR1AB (Transfer data to register R1 from Accumulator and register B)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $1{ }_{2}$ | 2 | 3 | $\mathrm{F}_{16}$ |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{R} 17-\mathrm{R} 14) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 13-\mathrm{R} 10) \leftarrow(\mathrm{A}) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the contents of register B to the high-order 4 bits (R17-R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13-R10) of reload register R1. |  |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TR3AB (Transfer data to register R3 from Accumulator and register B)


TRGA (Transfer data to register RG from Accumulator)


## TSIAB (Transfer data to register SI from Accumulator and register B)



TV1A (Transfer data to register V1 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| TV2A (Transfer data to register V2 from Accumulator) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $0{ }_{2}$ | 0 | 3 | $\mathrm{E}_{16}$ |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{V} 2) \leftarrow$ (A) |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Interrupt operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of register A to interrupt control register V2. |  |  |

TW1A (Transfer data to register W1 from Accumulator)


TW2A (Transfer data to register W2 from Accumulator)


TW3A (Transfer data to register W3 from Accumulator)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { Number of } \\ \text { words } \\ \hline \end{gathered}$ | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 2 | 1 | 0 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $($ W3) $\leftarrow($ A $)$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: <br> Description: | Timer operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers control re | he conten ister W3. | f register A to timer |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW4A (Transfer data to register W4 from Accumulator)


TW5A (Transfer data to register W5 from Accumulator)


TW6A (Transfer data to register W6 from Accumulator)


Operation: $\quad(\mathrm{W} 6) \leftarrow(\mathrm{A})$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |

Grouping: Timer operation
Description: Transfers the contents of register A to timer control register W6.

TYA (Transfer data to register Y from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## WRST (Watchdog timer ReSeT)



XAM j (eXchange Accumulator and Memory data)


XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)


XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)


## MACHINE INSTRUCTIONS (INDEX BY TYPES)

| Parameter <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | TAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 01 E | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{B})$ |
|  | TBA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 O E | 1 | 1 | $(B) \leftarrow(A)$ |
|  | TAY | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 01 F | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Y})$ |
|  | TYA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 O C | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{A})$ |
|  | TEAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 01 A | 1 | 1 | $\begin{aligned} & \left(\mathrm{E}_{3}-\mathrm{E}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{E}_{3}-\mathrm{E}_{0}\right) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TABE | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 02 A | 1 | 1 | $\begin{aligned} & (\mathrm{B}) \leftarrow\left(\mathrm{E}_{7}-\mathrm{E}_{4}\right) \\ & (\mathrm{A}) \leftarrow\left(\mathrm{E}_{3}-\mathrm{E}_{0}\right) \end{aligned}$ |
|  | TDA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 029 | 1 | 1 | $(\mathrm{DR} 2-\mathrm{DR} 0) \leftarrow(\mathrm{A} 2-\mathrm{A} 0)$ |
|  | TAD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $0 \quad 51$ | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{2}-\mathrm{A}_{0}\right) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0) \\ & \left(\mathrm{A}_{3}\right) \leftarrow 0 \end{aligned}$ |
|  | TAZ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 053 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right) \leftarrow\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right) \\ & \left(\mathrm{A}_{3}, \mathrm{~A}_{2}\right) \leftarrow 0 \end{aligned}$ |
|  | TAX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $0 \quad 5 \quad 2$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{X})$ |
|  | TASP | 0 | 0 | 0 | 1 |  | 1 | 0 | 0 | 0 | 0 | 050 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{2}-\mathrm{A} 0\right) \leftarrow\left(\mathrm{SP}_{2}-\mathrm{SP} 0\right) \\ & (\mathrm{A} 3) \leftarrow 0 \end{aligned}$ |
|  | LXY x, y |  | 1 | x3 | x2 |  | x0 | y3 | y2 | y1 | yo | $3 \mathrm{x} y$ | 1 | 1 | $(X) \leftarrow x x=0$ to 15 <br> $(Y) \leftarrow y y=0$ to 15 |
|  | LZ z | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Z1 | z0 | $\begin{array}{lll} 0 & 4 & 8 \\ & \\ +Z \end{array}$ | 1 | 1 | $(\mathrm{Z}) \leftarrow \mathrm{zz}=0$ to 3 |
|  | INY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 13 | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})+1$ |
|  | DEY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{array}{lll}0 & 1 & 7\end{array}$ | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})-1$ |
|  | TAM j | 1 | 0 | 1 | 1 |  | 0 | j | ] |  | J | $2 \mathrm{C} j$ | 1 | 1 | $\begin{aligned} & (A) \leftarrow(M(D P)) \\ & (X) \leftarrow(X) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |
|  | XAM j | 1 | 0 | 1 | 1 | 0 | 1 | j | j |  | j | 2 D j | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |
|  | XAMD j | 1 | 0 | 1 | 1 | 1 | 1 | j | j | j | j | 2 F j | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & \mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})-1 \end{aligned}$ |
|  | XAMI j | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 E j | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \mathrm{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})+1 \end{aligned}$ |
|  | TMA j | 1 | 0 | 1 | 0 | 1 | 1 | j | j | j | j | 2 B j | 1 | 1 | $\begin{aligned} & (M(D P)) \leftarrow(A) \\ & (X) \leftarrow(X) E X O R(j) \\ & j=0 \text { to } 15 \end{aligned}$ |


| Skip condition | $\begin{aligned} & \grave{U} \\ & \text { O } \\ & \frac{\pi}{4} \\ & \frac{\pi}{} \\ & 0 \end{aligned}$ | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of register B to register A. |
| - | - | Transfers the contents of register A to register B . |
| - | - | Transfers the contents of register Y to register A . |
| - | - | Transfers the contents of register A to register Y. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits (E7-E4) of register $E$, and the contents of register $A$ to the low-order 4 bits (E3-E0) of register $E$. |
| - | - | Transfers the high-order 4 bits (E7-E4) of register E to register B, and low-order 4 bits (E3-E0) of register E to register A. |
| - | - | Transfers the contents of the low-order 3 bits ( $A_{2}-A 0$ ) of register $A$ to register $D$. |
| - | - | Transfers the contents of register $D$ to the low-order 3 bits ( $A 2-A 0$ ) of register $A$. |
| - | - | Transfers the contents of register $Z$ to the low-order 2 bits ( $\mathrm{A}_{1}, \mathrm{~A}_{0}$ ) of register A . |
| - | - | Transfers the contents of register X to register A. |
| - | - | Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2-A0) of register A . |
| Continuous description | - | Loads the value x in the immediate field to register X , and the value y in the immediate field to register Y . When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. |
| - | - | Loads the value z in the immediate field to register Z . |
| $(\mathrm{Y})=0$ | - | Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. When the contents of register Y is not 0 , the next instruction is executed. |
| $(Y)=15$ | - | Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15 , the next instruction is skipped. When the contents of register $Y$ is not 15 , the next instruction is executed. |
| - | - | After transferring the contents of $\mathrm{M}(\mathrm{DP})$ to register A , an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |
| - | - | After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |
| $(Y)=15$ | - | After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. <br> Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15 , the next instruction is executed. |
| $(\mathrm{Y})=0$ | - | After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. When the contents of register Y is not 0 , the next instruction is executed. |
| - | - | After transferring the contents of register $A$ to $M(D P)$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)


Note: p is 0 to 15 for M34518M2,
p is 0 to 31 for M34518M4,
$p$ is 0 to 47 for M34518M6,
p is 0 to 63 for M34518M8/E8.


MACHINE INSTRUCTIONS (continued)


Note: p is 0 to 15 for M34518M2,
p is 0 to 31 for M34518M4,
$p$ is 0 to 47 for M34518M6, p is 0 to 63 for M34518M8/E8.

\begin{tabular}{|c|c|c|}
\hline Skip condition \&  \& Datailed description \\
\hline  \& \begin{tabular}{c}
- \\
- \\
- \\
\hline
\end{tabular} \& \begin{tabular}{l}
Branch within a page : Branches to address a in the identical page. \\
Branch out of a page : Branches to address a in page \(p\). \\
Branch out of a page : Branches to address (DR2 DR1 DRo A3 A2 A1 A0) 2 specified by registers D and A in page p .
\end{tabular} \\
\hline -

- 
- \& \& | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. |
| :--- |
| Call the subroutine: Calls the subroutine at address a in page p . |
| Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and $A$ in page $p$. | <br>

\hline Skip at uncondition \& - \& | Returns from interrupt service routine to main routine. |
| :--- |
| Returns each value of data pointer ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ ), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt. |
| Returns from subroutine to the routine called the subroutine. |
| Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. | <br>

\hline
\end{tabular}

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)


| Skip condition | $\begin{aligned} & \grave{\vdots} \\ & \text { O } \\ & \frac{\pi}{4} \\ & \frac{1}{2} \\ & 0 \\ & 0 \end{aligned}$ | Datailed description |
| :---: | :---: | :---: |
| $V 10=0:(E X F 0)=1$ | - - - | Clears (0) to interrupt enable flag INTE, and disables the interrupt. <br> Sets (1) to interrupt enable flag INTE, and enables the interrupt. <br> When $\mathrm{V} 10=0$ : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. <br> When $\mathrm{V} 10=1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V 1 ) |
| $\mathrm{V} 11=0:(E X F 1)=1$ | - | When $\mathrm{V} 11=0$ : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V 11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V 1 ) |
| (INTO) = "H" $\text { However, } 112=1$ | - | When I12 = 1 : Skips the next instruction when the level of INTO pin is "H." (I12: bit 2 of interrupt control register I1) |
| $\begin{gathered} (\text { INTO })=" L " \\ \text { However, } \mathrm{I} 12=0 \end{gathered}$ | - | When $\mathrm{I} 12=0$ : Skips the next instruction when the level of INT0 pin is "L." |
| $(\text { INT1 })=\text { "H" }$ <br> However, $\mathrm{I} 22=1$ | - | When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2) |
| $\begin{gathered} (\text { INT1 })=" L " \\ \text { However, } \mathrm{I} 22=0 \end{gathered}$ | - | When I 22 = 0 : Skips the next instruction when the level of INT1 pin is "L." |
| - | - | Transfers the contents of interrupt control register V1 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V1. |
| - | - | Transfers the contents of interrupt control register V 2 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V2. |
| - | - | Transfers the contents of interrupt control register I1 to register A. |
| - | - | Transfers the contents of register A to interrupt control register 11. |
| - | - | Transfers the contents of interrupt control register I2 to register A. |
| - | - | Transfers the contents of register A to interrupt control register 12. |
| - | - | Transfers the contents of register A to timer control register PA. |
| - | - | Transfers the contents of timer control register W1 to register A. |
| - | - | Transfers the contents of register A to timer control register W1. |
| - | - | Transfers the contents of timer control register W2 to register A. |
| - | - | Transfers the contents of register A to timer control register W2. |
| - | - | Transfers the contents of timer control register W3 to register A. |
| - | - | Transfers the contents of register A to timer control register W3. |
| - | - | Transfers the contents of timer control register W4 to register A. |
| - | - | Transfers the contents of register A to timer control register W4. |


| Parameter $\qquad$ <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D9 D8 D |  | D7 D | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | TAW5 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 24 F | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 5)$ |
|  | TW5A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 212 | 1 | 1 | $(\mathrm{W} 5) \leftarrow(\mathrm{A})$ |
|  | TAW6 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 250 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 6)$ |
|  | TW6A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 213 | 1 | 1 | $(\mathrm{W} 6) \leftarrow(\mathrm{A})$ |
|  | TABPS | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 275 | 1 | 1 | (B) $\leftarrow($ TPS7-TPS4) <br> $(\mathrm{A}) \leftarrow($ TPS3-TPSo $)$ |
|  | TPSAB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 235 | 1 | 1 | $\begin{aligned} & (\text { RPS7-RPS } 4) \leftarrow(\mathrm{B}) \\ & (\text { TPS } 7-\mathrm{TPS} 4) \leftarrow(\mathrm{B}) \\ & (\text { RPS3-RPS0 }) \leftarrow(\mathrm{A}) \\ & (\text { TPS3-TPS }) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TAB1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 270 | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{T} 17-\mathrm{T} 14)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{T} 13-\mathrm{T} 10)$ |
|  | T1AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 230 | 1 | 1 | $\begin{aligned} & (\mathrm{R} 17-\mathrm{R} 14) \leftarrow(\mathrm{B}) \\ & (\mathrm{T} 17-\mathrm{T} 14) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 13-\mathrm{R} 10) \leftarrow(\mathrm{A}) \\ & (\mathrm{T} 13-\mathrm{T} 10) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TAB2 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | $271$ | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{T} 27-\mathrm{T} 24)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{T} 23-\mathrm{T} 20)$ |
|  | T2AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 231 | 1 | 1 | $\begin{aligned} & (\text { R27-R24 }) \leftarrow(B) \\ & (\mathrm{T} 27-\mathrm{T} 24) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 23-\mathrm{R} 20) \leftarrow(\mathrm{A}) \\ & (\mathrm{T} 23-\mathrm{T} 20) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TAB3 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | $272$ | 1 | 1 | (B) $\leftarrow(\mathrm{T} 37-\mathrm{T} 34)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{T} 33-\mathrm{T} 30)$ |
|  | T3AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 232 | 1 | 1 | $\begin{aligned} & (\text { R37-R34 }) \leftarrow(B) \\ & \left(\begin{array}{l} \text { (37-T34 }) \\ (\text { R33-R30 }) \\ (B) \\ (\text { T33-T30 }) \leftarrow(A) \end{array}\right. \end{aligned}$ |
|  | TAB4 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | $273$ | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{T} 47-\mathrm{T} 44)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{T} 43-\mathrm{T} 40)$ |
|  | T4AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $233$ | 1 | 1 | $\begin{aligned} & (\mathrm{R} 4 \mathrm{~L} 7-\mathrm{R} 4 \mathrm{~L} 4) \leftarrow(\mathrm{B}) \\ & (\mathrm{T} 47-\mathrm{T} 44) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 4 \mathrm{~L} 3-\mathrm{R} 4 \mathrm{~L} 0) \leftarrow(\mathrm{A}) \\ & (\mathrm{T} 43-\mathrm{T} 40) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | T4HAB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $237$ | 1 | 1 | $\begin{aligned} & (\mathrm{R} 4 \mathrm{H} 7-\mathrm{R} 4 \mathrm{H} 4) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{R} 4 \mathrm{H}_{3}-\mathrm{R} 4 \mathrm{H} 0\right) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TR1AB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $1$ | 1 | 1 | $23 \mathrm{~F}$ | 1 | 1 | $\begin{aligned} & (\text { R17-R14 }) \leftarrow(B) \\ & (\text { R13-R10 }) \leftarrow(A) \end{aligned}$ |
|  | TR3AB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $23 \text { B }$ | 1 | 1 | $\begin{aligned} & (\mathrm{R} 37-\mathrm{R} 34) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 33-\mathrm{R} 30) \leftarrow(A) \end{aligned}$ |
|  | T4R4L | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 297 | 1 | 1 | $(\mathrm{T} 47-\mathrm{T} 40) \leftarrow(\mathrm{R} 4 \mathrm{~L} 7-\mathrm{R} 4 \mathrm{~L} 0)$ |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of timer control register W5 to register A. |
| - | - | Transfers the contents of register A to timer control register W5. |
| - | - | Transfers the contents of timer control register W6 to register A. |
| - | - | Transfers the contents of register A to timer control register W6. |
| - | - | Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A. |
| - | - | Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS. |
| - | - | Transfers the high-order 4 bits of timer 1 to register $B$, and transfers the low-order 4 bits of timer 1 to register A. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1. |
| - | - | Transfers the high-order 4 bits of timer 2 to register $B$, and transfers the low-order 4 bits of timer 2 to register A. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2. |
| - | - | Transfers the high-order 4 bits of timer 3 to register $B$, and transfers the low-order 4 bits of timer 3 to register A. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3. |
| - | - | Transfers the high-order 4 bits of timer 4 to register $B$, and transfers the low-order 4 bits of timer 4 to register A. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R 4 H , and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3. |
| - | - | Transfers the contents of timer 4 reload register R4L to timer 4. |
| - | - |  |



| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V} 12=0:(\mathrm{T} 1 \mathrm{~F})=1 \\ & \mathrm{~V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1 \\ & \mathrm{~V} 20=0:(\mathrm{T} 3 \mathrm{~F})=1 \\ & \mathrm{~V} 21=0:(\mathrm{T} 4 \mathrm{~F})=1 \end{aligned}$ | - - - - | Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is " 0 " and the contents of T1F flag is " 1 ." After skipping, clears ( 0 ) to T1F flag. <br> Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is " 0 " and the contents of T2F flag is " 1 ." After skipping, clears ( 0 ) to T2F flag. <br> Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is " 0 " and the contents of T3F flag is " 1 ." After skipping, clears ( 0 ) to T3F flag. <br> Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is " 0 " and the contents of 44 F flag is " 1 ." After skipping, clears ( 0 ) to T 4 F flag. |
| $(D(Y))=0$ <br> However, $(Y)=0$ to 7 | - - - - - - - - - - - - - - - - - - - - - - | Transfers the input of port P0 to register A. <br> Outputs the contents of register A to port P0. <br> Transfers the input of port P1 to register A. <br> Outputs the contents of register A to port P1. <br> Transfers the input of port P2 to register A. <br> Outputs the contents of register A to port P2. <br> Transfers the input of port P3 to register A. <br> Outputs the contents of register A to port P3. <br> Transfers the input of port P6 to register A. <br> Outputs the contents of register A to port P6. <br> Sets (1) to all port D. <br> Clears (0) to a bit of port $D$ specified by register $Y$. <br> Sets (1) to a bit of port D specified by register Y. <br> Skips the next instruction when a bit of port $D$ specified by register $Y$ is " 0 ." Executes the next instruction when a bit of port D specified by register Y is " 1 ." <br> Transfers the contents of pull-up control register PU0 to register A. <br> Transfers the contents of register A to pull-up control register PUO. <br> Transfers the contents of pull-up control register PU1 to register A. <br> Transfers the contents of register A to pull-up control register PU1. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)


| Skip condition | $\begin{aligned} & \text { ঠे } \\ & \text { O} \\ & \text { ت్ } \\ & \text { Z } \\ & 0 \end{aligned}$ | Datailed description |
| :---: | :---: | :---: |
|  |  | Transfers the contents of key-on wakeup control register K0 to register A. Transfers the contents of register A to key-on wakeup control register KO . Transfers the contents of key-on wakeup control register K1 to register A. Transfers the contents of register A to key-on wakeup control register K1. Transfers the contents of key-on wakeup control register K2 to register A. Transfers the contents of register A to key-on wakeup control register K2. Transferts the contents of register A to port output format control register FRO. Transferts the contents of register A to port output format control register FR1. Transferts the contents of register A to port output format control register FR2. |
| $\mathrm{V} 23=0:(\mathrm{SIOF})=1$ |  | Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of serial I/O register SI to register A. <br> Transfers the contents of register B to the high-order 4 bits of serial I/O register SI , and transfers the contents of register A to the low-order 4 bits of serial I/O register SI. <br> Clears (0) to SIOF flag and starts serial I/O. <br> Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is " 0 " and contents of SIOF flag is " 1 ." After skipping, clears ( 0 ) to SIOF flag. <br> Transfers the contents of serial I/O control register J1 to register A. <br> Transfers the contents of register A to serial I/O control register J1. |
|  |  | Selects the ceramic resonator for main clock f(XIN). <br> Selects the RC oscillation circuit for main clock $f(X I N)$. <br> Selects the quartz-crystal oscillation circuit for main clock $f($ XIN $)$. <br> Transfers the contents of clock control regiser RG to register A. <br> Transfers the contents of clock control regiser MR to register A. <br> Transfers the contents of register A to clock control register MR. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



## INSTRUCTION CODE TABLE

|  | -D4 | 000000 | 000001 | 000010 | 000011000 | 000100 | 000101 | 000110 | 000111 | 001000 | 001001 | 1001010 | 001011 | 1001100 | 001101 | 001110 | 001111 | 010000 | 011000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3-D0 | Hex. | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | OE | 0F | 10-17 | 18-1F |
| 0000 | 0 | NOP | BLA | SZB | BMLA | - | TASP | $\begin{aligned} & \mathrm{A} \\ & 0 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 16^{* * *} \end{aligned}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 32^{* *} \end{array}$ | $\begin{gathered} \text { TABP } \\ 48^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0001 | 1 | SRST | CLD | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | - | - | TAD | $\begin{gathered} A \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 1 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 1 \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 17^{* * *} \end{aligned}$ | $\begin{gathered} \mathrm{TABP} \\ 33^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 49^{\star} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0010 | 2 | POF | - | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | - | - | TAX | $\begin{aligned} & \mathrm{A} \\ & 2 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 2 \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 18^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 34^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 50^{\star} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0011 | 3 | SNZP | INY | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | - | - | TAZ | $\begin{gathered} \mathrm{A} \\ 3 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | TABP $3$ | $\begin{aligned} & \text { TABP } \\ & 19^{\star * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 35^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 51^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0100 | 4 | DI | RD | SZD | - | RT | TAV1 | $\begin{aligned} & \mathrm{A} \\ & 4 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 4 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 4 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 20^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 36^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 52^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0101 | 5 | El | SD | SEAn | - | RTS | TAV2 | $\begin{gathered} A \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 5 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 5 \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 21^{* * *} \end{aligned}$ | $\begin{gathered} \hline \text { TABP } \\ 37^{* *} \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 53^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0110 | 6 | RC | - | SEAM | - | RTI | - | $\begin{aligned} & \text { A } \\ & 6 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 6 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 22^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 38^{\star *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 54^{\star} \\ \hline \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 0111 | 7 | SC | DEY | - | - | - | - | $\begin{aligned} & \text { A } \\ & 7 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 7 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 23^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 39^{* *} \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 55^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1000 | 8 | - | AND | - | SNZO | $\begin{gathered} \mathrm{LZ} \\ 0 \\ \hline \end{gathered}$ | - | $\begin{gathered} A \\ 8 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 24^{* * *} \end{aligned}$ | $\begin{aligned} & \text { TABP } \\ & 40^{* *} \end{aligned}$ | $\begin{array}{\|c} \hline \text { TABP } \\ 56^{\star} \end{array}$ | BML*** | BML | BL*** | BL | BM | B |
| 1001 | 9 | - | OR | TDA | SNZ1 | $\begin{gathered} \mathrm{LZ} \\ 1 \end{gathered}$ | - | $\begin{aligned} & \mathrm{A} \\ & 9 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 9 \\ \hline \end{array}$ | $\begin{aligned} & \text { TABP } \\ & 25^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 41^{* *} \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 57^{*} \\ \hline \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1010 | A | AM | TEAB | TABE | SNZIO | $\begin{gathered} \mathrm{LZ} \\ 2 \\ \hline \end{gathered}$ | - | $\begin{gathered} \text { A } \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 10 \\ & \hline \end{aligned}$ | TABP 10 | $\begin{aligned} & \text { TABP } \\ & 26^{* * *} \end{aligned}$ | $\begin{gathered} \hline \text { TABP } \\ 42^{* *} \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 58^{*} \\ \hline \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1011 | B | AMC | - | - | SNZI1 | LZ | EPOF | $\begin{gathered} \text { A } \\ 11 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 11 \\ \hline \end{array}$ | $\begin{aligned} & \text { TABP } \\ & 27^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 43^{* *} \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 59^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1100 | C | TYA | CMA | - | - | $\begin{gathered} \text { RB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { A } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 12 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 12 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 28^{* * *} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 44^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 60^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1101 | D | - | RAR | - | - | $\begin{gathered} \text { RB } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 1 \end{gathered}$ | $\begin{gathered} A \\ 13 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 13 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { TABP } \\ 13 \end{gathered}\right.$ | $\begin{aligned} & \text { TABP } \\ & 29^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 45^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 61^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1110 | E | TBA | TAB | - | TV2A | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { A } \\ 14 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 14 \end{array}$ | $\begin{aligned} & \text { TABP } \\ & 30^{* * *} \end{aligned}$ | $\begin{aligned} & \text { TABP } \\ & 46^{* *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 62^{*} \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |
| 1111 | F | - | TAY | SZC | TV1A | $\begin{gathered} \mathrm{RB} \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LA } \\ 15 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 31^{* * *} \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 47^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 63^{\star} \\ \hline \end{gathered}$ | BML*** | BML | BL*** | BL | BM | B |

The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.


## INSTRUCTION CODE TABLE (continued)

| $\$$ | -D4 | 100000 | 100001 | 1000101 | 1000111 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | 110000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3-D | Hex. otation | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30-3F |
| 0000 | 0 | - | TW3A | OP0A | T1AB | - | TAW6 | IAPO | TAB1 | SNZT1 | - | WRST | $\begin{gathered} \text { TMA } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 0 \\ \hline \end{array}$ | LXY |
| 0001 | 1 | - | TW4A | OP1A | T2AB | - | - | IAP1 | TAB2 | SNZT2 | - | - | TMA 1 | $\begin{gathered} \text { TAM } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | $\begin{array}{\|c} \hline \text { XAMD } \\ 1 \end{array}$ | LXY |
| 0010 | 2 | TJ1A | TW5A | OP2A | T3AB | TAJ1 | TAMR | IAP2 | TAB3 | SNZT3 | - | - | $\begin{gathered} \hline \text { TMA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 2 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 2 \\ \hline \end{array}$ | LXY |
| 0011 | 3 | - | TW6A | OP3A | T4AB | - | TAI1 | IAP3 | TAB4 | SNZT4 | - | - | $\begin{gathered} \text { TMA } \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 3 \end{array}$ | LXY |
| 0100 | 4 | TQ1A | TK1A | - | - | TAQ1 | TAI2 | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 4 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 4 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 4 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 4 \\ \hline \end{array}$ | LXY |
| 0101 | 5 | TQ2A | TK2A | - | TPSAB | TAQ2 | - | - | TABPS | - | - | - | TMA <br> 5 | $\begin{gathered} \text { TAM } \\ 5 \\ \hline \end{gathered}$ | XAM $5$ | $\begin{gathered} \text { XAMI } \\ 5 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 5 \end{array}$ | LXY |
| 0110 | 6 | TQ3A | TMRA | OP6A | - | TAQ3 | TAK0 | IAP6 | - | - | - | - | TMA <br> 6 | TAM 6 | XAM 6 | XAMI 6 | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 6 \end{array}$ | LXY |
| 0111 | 7 | - | TI1A | - T | 4HAB | - | TAPU0 | - | - | SNZAD | T4R4L | - | TMA <br> 7 | TAM 7 | $\begin{gathered} \text { XAM } \\ 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 7 \\ \hline \end{array}$ | LXY |
| 1000 | 8 | - | TI2A | TFR0A | TSIAB | - | - | - | TABSI | SNZSI | - | - | $\begin{array}{\|c} \text { TMA } \\ 8 \\ \hline \end{array}$ | $\begin{gathered} \text { TAM } \\ 8 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 8 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 8 \\ \hline \end{array}$ | LXY |
| 1001 | 9 | TRGA | - | TFR1AT | TADAB | TALA | TAK1 | - | TABAD | - | - | - | $\begin{gathered} \text { TMA } \\ 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 9 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 9 \end{array}$ | LXY |
| 1010 | A | - | - | TFR2A | - | - | TAK2 | - | - | - | CMCK | TPAA | $\begin{gathered} \text { TMA } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TAM } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 10 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 10 \\ \hline \end{array}$ | LXY |
| 1011 | B | - | TK0A | - T | TR3AB | TAW1 | - | - | - | - | CRCK | - | TMA 11 | $\begin{gathered} \text { TAM } \\ 11 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 11 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 11 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 11 \\ \hline \end{array}$ | LXY |
| 1100 | C | - | - | - | - | TAW2 | - | - | - | - | DWDT | - | $\begin{gathered} \text { TMA } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TAM } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 12 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 12 \\ \hline \end{array}$ | LXY |
| 1101 | D | - | - | TPU0A | - | TAW3 | - | - | - | - | CYCK | - | $\begin{array}{\|c\|} \hline \text { TMA } \\ 13 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { TAM } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 13 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 13 \\ \hline \end{array}$ | LXY |
| 1110 | E | TW1A | - | TPU1A | - | TAW4 | TAPU1 | - | - | - | SST | - | $\begin{array}{\|c\|} \hline \text { TMA } \\ 14 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { TAM } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 14 \end{gathered}$ | $\begin{gathered} \hline \text { XAMD } \\ 14 \end{gathered}$ | LXY |
| 1111 | F | TW2A | - | - T | TR1AB | TAW5 | - | - | - | - | ADST | - | $\begin{array}{\|c} \hline \text { TMA } \\ 15 \\ \hline \end{array}$ | $\begin{gathered} \text { TAM } \\ 15 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 15 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 15 \end{array}$ | LXY |

The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | :---: | :---: | :---: |
| BL | $1 p$ | paaa | aaaa |
| BML | $1 p$ | paaa | aaaa |
| BLA | $1 p$ | $p p 00$ | pppp |
| BMLA | $1 p$ | $p p 00$ | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage |  |  | -0.3 to 6.5 | V |
| VI | Input voltage <br> P0, P1, P2, P3, P6, D0-D7, RESET, XIN, VDCE |  |  | -0.3 to VDD+0.3 | V |
| VI | Input voltage SCK, SIN, CNTR0, CNTR1, INT0, INT1 |  |  | -0.3 to VDD+0.3 | V |
| VI | Input voltage AIN0-AIN3 |  |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage P0, P1, P2, P3, P6, D0-D7, RESET | Output transistors in cut-off state |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage ScK, Sout, CNTR0, CNTR1 | Output transistors in cut-off state |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage Xout |  |  | -0.3 to VDD+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | PLQP0032GB-A | 300 | mW |
|  |  |  | PRDP0032BA-A | 1100 |  |
| Topr | Operating temperature range |  | , | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VdD $=1.8$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=2.5$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VDD | Supply voltage <br> (when ceramic resonator/ on-chip oscillator is used) | Mask ROM version | $\mathrm{f}(\mathrm{STCK}) \leq 6 \mathrm{MHz}$ | 4.0 |  | 5.5 | V |
|  |  |  | $\mathrm{f}($ STCK $) \leq 4.4 \mathrm{MHz}$ | 2.7 |  | 5.5 |  |
|  |  |  | $\mathrm{f}($ STCK) $\leq 2.2 \mathrm{MHz}$ | 2.0 |  | 5.5 |  |
|  |  |  | $\mathrm{f}(\mathrm{STCK}) \leq 1.1 \mathrm{MHz}$ | 1.8 |  | 5.5 |  |
|  |  | One Time PROM version | $\mathrm{f}(\mathrm{STCK}) \leq 6 \mathrm{MHz}$ | 4.0 |  | 5.5 |  |
|  |  |  | $\mathrm{f}(\mathrm{STCK}) \leq 4.4 \mathrm{MHz}$ | 2.7 |  | 5.5 |  |
|  |  |  | $\mathrm{f}($ STCK) $\leq 2.2 \mathrm{MHz}$ | 2.5 |  | 5.5 |  |
| VDD | Supply voltage <br> (when RC oscillation is used) | $\mathrm{f}($ STCK $) \leq 4.4 \mathrm{MHz}$ |  | 2.7 |  | 5.5 | V |
| VDD | Supply voltage <br> (when quartz-crystal oscillator is used) | Mask ROM version | $\mathrm{f}(\mathrm{XIN}) \leq 50 \mathrm{kHz}$ | 2.0 |  | 5.5 | V |
|  |  | One Time PROM version | $\mathrm{f}(\mathrm{XIN}) \leq 50 \mathrm{kHz}$ | 2.5 |  | 5.5 |  |
| VRam | RAM back-up voltage | Mask ROM version | at RAM back-up mode | 1.6 |  |  | V |
|  |  | One Time PROM version | at RAM back-up mode | 2.0 |  |  |  |
| Vss | Supply voltage |  |  |  | 0 |  | V |
| VIH | "H" level input voltage | P0, P1, P2, P3, P6, D0-D7, VDCE, XIN |  | 0.8 VDD |  | VDD | V |
| VIH | "H" level input voltage | RESET |  | 0.85VDD |  | VDD | V |
| VIH | "H" level input voltage | Sck, SIn, CNTR0, CNTR1, INT0, INT1 |  | 0.85VDD |  | VDD | V |
| VIL | "L" level input voltage | P0, P1, P2, P3, P6, D0-D7, VDCE, XIN |  | 0 |  | 0.2 VDD | V |
| VIL | "L" level input voltage | RESET |  | 0 |  | 0.3 VDD | V |
| VIL | "L" level input voltage | Sck, SIn, CNTR0, CNTR1, INT0, INT1 |  | 0 |  | 0.15 VDD | V |
| IOH (peak) | "H" level peak output current | P0, P1, D0-D7 CNTR0, CNTR1 | $V D D=5 \mathrm{~V}$ |  |  | -20 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | -10 |  |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" level average output current (Note) | P0, P1, D0-D7 CNTR0, CNTR1 | VDD $=5 \mathrm{~V}$ |  |  | -10 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | -5 |  |
| IOL(peak) | "L" level peak output current | P0, P1, P2, P6 <br> SCK, SOUT | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 24 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 12 |  |
| IOL(peak) | "L" level peak output current | P3, RESET | VDD $=5 \mathrm{~V}$ |  |  | 10 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 4 |  |
| IoL(peak) | "L" level peak output current | D0-D5 | $V D D=5 \mathrm{~V}$ |  |  | 24 | mA |
|  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 12 |  |
| IOL(peak) | "L" level peak output current | D6, D7 <br> CNTR0, CNTR1 | $V D D=5 \mathrm{~V}$ |  |  | 40 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 30 |  |
| IoL(avg) | "L" level average output current (Note) | P0, P1, P2, P6 <br> SCK, SOUT | $V D D=5 \mathrm{~V}$ |  |  | 12 | mA |
|  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 6 |  |
| IOL(avg) | "L" level average output current (Note) | P3, $\overline{\text { RESET }}$ | $V D D=5 \mathrm{~V}$ |  |  | 5 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 2 |  |
| IOL(avg) | "L" level average output current (Note) | D0-D5 | $V D D=5 \mathrm{~V}$ |  |  | 15 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 7 |  |
| IOL(avg) | "L" level average output current (Note) | D6, D7 <br> CNTR0, CNTR1 | $V D D=5 \mathrm{~V}$ |  |  | 30 | mA |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 15 |  |
| Eloh(avg) | "H" level total average current | D0-D7, CNTR0, CNTR1 |  |  |  | -60 | mA |
|  |  | P0, P1 |  |  |  | -60 |  |
| EloL(avg) | "L" level total average current | P2, D0-D7, $\overline{\mathrm{RESET}}$, CNTR0, CNTR1 |  |  |  | 80 | mA |
|  |  | P0, P1, P3, P6 |  |  |  | 80 |  |

Note: The average output current is the average value during 100 ms .

## RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=2.5$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{f}(\mathrm{XIN})$ | Oscillation frequency (with a ceramic resonator) | Mask ROM version | Through mode | $\mathrm{VDD}=4.0$ to 5.5 V |  |  | 6.0 | MHz |
|  |  |  |  | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 4.4 |  |
|  |  |  |  | $\mathrm{VDD}=2.0$ to 5.5 V |  |  | 2.2 |  |
|  |  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 1.1 |  |
|  |  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 6.0 |  |
|  |  |  |  | VDD $=2.0$ to 5.5 V |  |  | 4.4 |  |
|  |  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 2.2 |  |
|  |  |  | Frequency/4, 8 mode | $\mathrm{VDD}=2.0$ to 5.5 V |  |  | 6.0 |  |
|  |  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 4.4 |  |
|  |  | One Time PROM version | Through mode | $\mathrm{VDD}=4.0$ to 5.5 V |  |  | 6.0 |  |
|  |  |  |  | VDD $=2.7$ to 5.5 V |  |  | 4.4 |  |
|  |  |  |  | VDD $=2.5$ to 5.5 V |  |  | 2.2 |  |
|  |  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 6.0 |  |
|  |  |  |  | VDD $=2.5$ to 5.5 V |  |  | 4.4 |  |
|  |  |  | Frequency/4, 8 mode | $\mathrm{VDD}=2.5$ to 5.5 V |  |  | 6.0 |  |
| f (XIN) | Oscillation frequency (at RC oscillation) (Note) | $\mathrm{VDD}=2.7$ to 5.5 V |  |  |  |  | 4.4 | MHz |
| $f(X I N)$ | Oscillation frequency (with a ceramic resonator selected, external clock input) | Mask ROM version | Through mode | $\mathrm{VDD}=4.0$ to 5.5 V |  |  | 4.8 | MHz |
|  |  |  |  | VDD $=2.7$ to 5.5 V |  |  | 3.2 |  |
|  |  |  |  | VDD $=2.0$ to 5.5 V |  |  | 1.6 |  |
|  |  |  |  | VDD $=1.8$ to 5.5 V |  |  | 0.8 |  |
|  |  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 4.8 |  |
|  |  |  |  | VDD $=2.0$ to 5.5 V |  |  | 3.2 |  |
|  |  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 1.6 |  |
|  |  |  | Frequency/4, 8 mode | $\mathrm{VDD}=2.0$ to 5.5 V |  |  | 4.8 |  |
|  |  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 3.2 |  |
|  |  | One Time PROM version | Through mode | $\mathrm{VDD}=4.0$ to 5.5 V |  |  | 4.8 |  |
|  |  |  |  | VDD $=2.7$ to 5.5 V |  |  | 3.2 |  |
|  |  |  |  | VDD $=2.5$ to 5.5 V |  |  | 1.6 |  |
|  |  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 4.8 |  |
|  |  |  |  | VDD $=2.5$ to 5.5 V |  |  | 3.2 |  |
|  |  |  | Frequency/4, 8 mode | $\mathrm{VDD}=2.5$ to 5.5 V |  |  | 4.8 |  |

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.


## RECOMMENDED OPERATING CONDITIONS 3

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=2.5$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{f}(\mathrm{XIN})$ | Oscillation frequency | Mask ROM version | $\mathrm{V} D \mathrm{~L}=2.0$ to 5.5 V |  |  | 50 | kHz |
|  | (with a quartz-crystal oscillator) | One Time PROM version | $V D D=2.5$ to 5.5 V |  |  | 50 |  |
| f (CNTR) | Timer external input frequency | CNTR0, CNTR1 |  |  |  | f(STCK)/6 | Hz |
| tw(CNTR) | Timer external input period ("H" and "L" pulse width) | CNTR0, CNTR1 |  | 3/f(STCK) |  |  | S |
| f(SCK) | Serial I/O external input frequency | SCK |  |  |  | f(STCK)/6 | Hz |
| tw(SCK) | Serial I/O external input frequency ("H" and "L" pulse width) | SCK |  | 3/f(STCK) |  |  | S |
| TPON | Power-on reset circuit valid supply voltage rising time | Mask ROM version | $\mathrm{VDD}=0 \rightarrow 1.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{s}$ |
|  |  | One Time PROM version | $\mathrm{VDD}=0 \rightarrow 2.5 \mathrm{~V}$ |  |  | 100 |  |

## ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=2.5$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vон | " H " level output voltage P0, P1, Do-D7, CNTR0, CNTR1 | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 3 |  |  | V |
|  |  |  | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 4.1 |  |  |  |
|  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2.1 |  |  |  |
|  |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 |  |  |  |
| Vol | "L" level output voltage P0, P1, P2, P6 <br> Sck, Sout | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ |  |  | 2 | V |
|  |  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=6 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.6 |  |
| Vol | "L" level output voltage P3, RESET | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2 | V |
|  |  |  | $\mathrm{IOL}=1 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.9 |  |
| VoL | "L" level output voltage D0-D5 | $\mathrm{V} D=5 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2 | V |
|  |  |  | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=9 \mathrm{~mA}$ |  |  | 1.4 |  |
|  |  |  | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.9 |  |
| Vol | "L" level output voltage D6, D7, CNTR0, CNTR1 | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $1 \mathrm{OL}=30 \mathrm{~mA}$ |  |  | 2 | V |
|  |  |  | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2 |  |
|  |  |  | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 0.9 |  |
| IIH | "H" level input current P0, P1, P2, P3, P6, D0-D7, VDCE, RESET, Sck, Sin, CNTR0, CNTR1, INT0, INT1 | $\begin{aligned} & \hline \text { VI = VDD } \\ & \text { Port P6 selected } \end{aligned}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| IIL | "L" level input current P0, P1, P2, P3, P6, Do-D7, VDCE, Sck, SIN, CNTR0, CNTR1, INTO, INT1 | $\begin{aligned} & \hline \text { VI }=0 \mathrm{~V} \\ & \text { P0, P1 No pull-up } \\ & \text { Port P6 selected } \end{aligned}$ |  |  |  | -2 | $\mu \mathrm{A}$ |
| Rpu | Pull-up resistor value P0, P1, RESET | $\mathrm{V}=0 \mathrm{~V}$ | $\mathrm{VDD}=5 \mathrm{~V}$ | 30 | 60 | 125 | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | 50 | 120 | 250 |  |
|  | Hysteresis <br> Sck, SIn, CNTR0, CNTR1, INT0, INT1 | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |  |  | 0.2 |  | V |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 0.2 |  |  |
|  | Hysteresis RESET | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 1 |  | V |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 0.4 |  |  |
| f(RING) | On-chip oscillator clock frequency | $\mathrm{VDD}=5 \mathrm{~V}$ |  | 200 | 500 | 700 | kHz |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  | 100 | 250 | 400 |  |
|  |  | Mask ROM version | $\mathrm{VDD}=1.8 \mathrm{~V}$ | 30 | 120 | 200 |  |
| $\Delta f(\mathrm{XIN})$ | Frequency error (with RC oscillation, error of external R, C not included ) (Note) | $\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ | \% |
|  |  | $\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ | \% |

Note: When RC oscillation is used, use the external 30 or 33 pF capacitor (C).

## ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=2.5$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IDD | Supply current | at active mode <br> (with a ceramic resonator, <br> on-chip oscillator stop) |  |  | $\begin{aligned} & \mathrm{VDD}=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz} \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 8$ |  | 1.4 | 2.8 | mA |
|  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  |  | 1.6 | 3.2 |  |  |
|  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 2$ |  |  | 2.0 | 4.0 |  |  |
|  |  |  | f (STCK) $=\mathrm{f}(\mathrm{XIN})$ |  |  | 2.8 | 5.6 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{VDD}=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz} \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 1.1 | 2.2 | mA |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 1.2 | 2.4 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 2$ |  | 1.5 | 3.0 |  |  |
|  |  |  |  | f (STCK) $=\mathrm{f}(\mathrm{XIN})$ |  | 2.0 | 4.0 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz} \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 8$ |  | 0.4 | 0.8 | mA |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 4$ |  | 0.5 | 1.0 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 2$ |  | 0.6 | 1.2 |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN})$ |  | 0.8 | 1.6 |  |  |
|  |  | at active mode (with a quartz-crystal oscillator, on-chip oscillator stop) | $\begin{aligned} & \mathrm{VDD}=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=32 \mathrm{kHz} \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 55 | 110 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 60 | 120 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 2$ |  | 65 | 130 |  |  |
|  |  |  |  | f (STCK) $=\mathrm{f}(\mathrm{XIN})$ |  | 70 | 140 |  |  |
|  |  |  | $\begin{aligned} & \hline \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=32 \mathrm{kHz} \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 12 | 24 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 4$ |  | 13 | 26 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 2$ |  | 14 | 28 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN})$ |  | 15 | 30 |  |  |
|  |  | at active mode(with an on-chip oscillator,f (XIN) stop) | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 8$ |  | 50 | 100 | $\mu \mathrm{A}$ |  |
|  |  |  |  | f(STCK) $=\mathrm{f}(\mathrm{RING}) / 4$ |  | 70 | 140 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 2$ |  | 100 | 200 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}$ (RING) |  | 150 | 300 |  |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{RING}) / 8$ |  | 10 | 20 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 4$ |  | 15 | 30 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 2$ |  | 20 | 40 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $)$ |  | 35 | 70 |  |  |
|  |  | at RAM back-up mode (POF instruction execution) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 0.1 | 3 | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  |  | 10 |  |  |
|  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  |  | 6 |  |  |

## A/D CONVERTER RECOMMENDED OPERATING CONDITIONS

(Comparator mode included, $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VDd | Supply voltage | Mask ROM version |  | 2.0 |  | 5.5 | V |
|  |  | One Time PROM version |  | 3.0 |  | 5.5 |  |
| VIA | Analog input voltage |  |  | 0 |  | VDD | V |
| f(ADCK) | A/D conversion clock frequency (Note) | Mask ROM version | $\mathrm{VDD}=4.0$ to 5.5 V | 0.8 |  | 334 | kHz |
|  |  |  | $\mathrm{VDD}=2.7$ to 5.5 V | 0.8 |  | 245 |  |
|  |  |  | $\mathrm{VDD}=2.2$ to 5.5 V | 0.8 |  | 3.9 |  |
|  |  |  | $\mathrm{VDD}=2.0$ to 5.5 V | 0.8 |  | 1.8 |  |
|  |  | One Time PROM version | $\mathrm{VDD}=4.0$ to 5.5 V | 0.8 |  | 334 |  |
|  |  |  | $\mathrm{VDD}=3.0$ to 5.5 V | 0.8 |  | 123 |  |

Note: Definition of A/D conversion clock (ADCK)

<Operating condition map of A/D conversion clock (ADCK) >

( ): One Time PROM version

## A/D CONVERTER CHARACTERISTICS

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  | 10 | bits |
| - | Linearity error | 2.7 (3.0) V $\leq$ VDD $\leq 5.5 \mathrm{~V}$ ((): One Time PROM version) |  |  |  | $\pm 2$ | LSB |
|  |  | Mask ROM version | $2.2 \mathrm{~V} \leq \mathrm{VdD}<2.7 \mathrm{~V}$ |  |  | $\pm 4$ |  |
| - | Differential non-linearity error | 2.2 (3.0) V $\leq$ VDD $\leq 5.5 \mathrm{~V}$ ((): One Time PROM version) |  |  |  | $\pm 0.9$ | LSB |
| Vot | Zero transition voltage | Mask ROM version | $\mathrm{V} D \mathrm{D}=5.12 \mathrm{~V}$ | 0 | 10 | 20 | mV |
|  |  |  | VDD $=3.072 \mathrm{~V}$ | 0 | 7.5 | 15 |  |
|  |  |  | $\mathrm{VDD}=2.56 \mathrm{~V}$ | 0 | 7.5 | 15 |  |
|  |  | One Time PROM version | $\mathrm{VDD}=5.12 \mathrm{~V}$ | 0 | 15 | 30 |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.072 \mathrm{~V}$ | 3 | 13 | 23 |  |
| VFST | Full-scale transition voltage | Mask ROM version | $\mathrm{VDD}=5.12 \mathrm{~V}$ | 5105 | 5115 | 5125 | mV |
|  |  |  | $\mathrm{VDD}=3.072 \mathrm{~V}$ | 3064.5 | 3072 | 3079.5 |  |
|  |  |  | $\mathrm{VDD}=2.56 \mathrm{~V}$ | 2552.5 | 2560 | 2567.5 |  |
|  |  | One Time PROM version | $\mathrm{VDD}=5.12 \mathrm{~V}$ | 5100 | 5115 | 5130 |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.072 \mathrm{~V}$ | 3065 | 3075 | 3085 |  |
| - | Absolute accuracy <br> (Quantization error excluded) | Mask ROM version$2.0 \mathrm{~V} \leq \mathrm{VDD}<2.2 \mathrm{~V}$ |  |  |  | $\pm 8$ | LSB |
| IAdD | A/D operating current (Note 1) | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 75 | 225 |  |
| Tconv | A/D conversion time | $\begin{aligned} & \mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN})(\mathrm{XIN} \text { through mode }) \\ & \mathrm{ADCK}=\mathrm{INSTCK} / 6 \end{aligned}$ |  |  |  | 31 | $\mu \mathrm{s}$ |
| - | Comparator resolution |  |  |  |  | 8 | bits |
| - | Comparator error (Note 2) | Mask ROM version | $\mathrm{VDD}=5.12 \mathrm{~V}$ |  |  | $\pm 20$ | mV |
|  |  |  | VDD $=3.072 \mathrm{~V}$ |  |  | $\pm 15$ |  |
|  |  |  | VDD $=2.56 \mathrm{~V}$ |  |  | $\pm 15$ |  |
|  |  | One Time PROM version | $\mathrm{VDD}=5.12 \mathrm{~V}$ |  |  | $\pm 30$ |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.072 \mathrm{~V}$ |  |  | $\pm 23$ |  |
| - | Comparator comparison time | $\begin{aligned} & \mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN})(\mathrm{XIN} \text { through mode }) \\ & \text { ADCK=INSTCK/6 } \end{aligned}$ |  |  |  | 4 | $\mu \mathrm{S}$ |

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).
2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n , the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

```
- Logic value of comparison voltage Vref
    Vref \(=\frac{\text { VDD }}{256} \times n\)
    \(\mathrm{n}=\) Value of register AD ( \(\mathrm{n}=0\) to 255)
```

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS
( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRST- | Detection voltage (reset occurs) (Note 1) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 3.3 | 3.5 | 3.7 | V |
|  |  | Mask ROM version | 2.7 |  | 4.2 |  |
|  |  | One Time PROM version | 2.6 |  | 4.2 |  |
| VRST+ | Detection voltage (reset release) (Note 2) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 3.5 | 3.7 | 3.9 | V |
|  |  | Mask ROM version | 2.9 |  | 4.4 |  |
|  |  | One Time PROM version | 2.8 |  | 4.4 |  |
| $\begin{aligned} & \text { VRST+- } \\ & \text { VRST- } \end{aligned}$ | Detection voltage hysteresis |  |  | 0.2 |  | V |
| IRST | Operation current (Note 3) | VDD $=5 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | VDD $=3 \mathrm{~V}$ | , | 30 | 60 |  |
| TRST | Detection time | VDD $\rightarrow$ (VRST--0.1 V) (Note 4) |  | 0.2 | 1.2 | ms |

Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).
4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- -0.1 V ].

## BASIC TIMING DIAGRAM



## BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4518 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.
The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 23 shows the product of built-in PROM version. Figure 75 shows the pin configurations of built-in PROM versions.
The One Time PROM version has pin-compatibility with the mask ROM version.

Table 23 Product of built-in PROM version

| Part number | PROM size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34518E8FP | 8192 words | 384 words | PLQP0032GB-A | One Time PROM [shipped in blank] |
| M34518E8SP | 8192 words | 384 words | PRDP0032BA-A | One Time PROM [shipped in blank] |

PIN CONFIGURATION (TOP VIEW)


Fig. 75 Pin configuration of built-in PROM version

## (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.
In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.
Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

- Writing and reading of built-in PROM

Programming voltage is 12.5 V . Write the program in the PROM of the built-in PROM version as shown in Figure 76.

## (2) Notes on handling

(1) A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
(2) For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 77 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

## (3) Electric Characteristic Differences Between Mask ROM and One TIme PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.
When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Table 24 Programming adapter

| Microcomputer | Name of Programming Adapter |
| :---: | :---: |
| M34518E8FP | PCA7442FP |
| M34518E8SP | PCA7442SP |



Fig. 76 PROM memory map


Fig. 77 Flow of writing and test of the product shipped in blank

## PACKAGE OUTLINE





RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2--6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

1. Renesas first in your circuit designs! maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap
Notes regarding these materials
2. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor

4 When using any or all of the information evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeate use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

## Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

## Renesas Technology (Shanghai) Co., Ltd.

Unit2607 Ruijing Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th FI., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> 2-796-3115, Fax: <82> 2-796-2145
Renesas Technology Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510


[^0]:    Note: "R" represents read enabled, and "W" represents write enabled.

[^1]:    Note: "R" represents read enabled, and "W" represents write enabled.

[^2]:    Note 1: " R " represents read enabled, and " W " represents write enabled.
    2: This function is valid only when the timer 1 count start synchronous circuit is selected ( $110=$ " 1 ").

[^3]:    Notes 1: "R" represents read enabled, and "W" represents write enabled.
    2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

