

Supplemental Information

This notice describes the differences between the updated version (Version 7, dated November 24, 2009) and its previous version (Version 6, dated December 12, 2005) of the IDT82V2082 data sheet. It helps readers to identify the changes when the data sheet is upgraded.

Revision History

Revision Date	PCN Number (if applicable)	Date Code	Changed Items
November 24, 2009	-	-	14
December 12, 2005	-	-	3-13
July 19, 2004	-	-	2
April 9, 2004	T0404-03	ZByyww	1

Changed Items

November 24, 2009

Item 14: Added FPGA81 pinouts. (Page 10, 11, 12, 13, 14, 15, 16, 17, 18, 64, 65, 88)

December 12, 2005

Item 13: Changed the ATAO bit description. (Page 52)

Item 12: Added pin compatible device names. (Page 1)

Item 11: Added green package options (Page 1, 87)

Item 10: Added MCLK requirement for the $\overline{\text{RST}}$ pin. (Page 16)

Item 9: Added how to connect JTAG pins when JTAG is not used. (Page 16)

Item 8: Changed Figure-7 (Page 24)

Item 7: Changed notes for Figure-8 (Page 25)

Item 6: Changed 3.8.1 Analog Loopback (Page 34)

Item 5: Changed description for Reset Operation (Page 43)

Item 4: Added setting for reserved registers (Page 44)

Item 3: Added test conditions for Isc (Page 73, 74)

July 19, 2004

Item 2: The line short circuit current is changed from 100 mApp to 100 mA typical. (Page 34, 66, 67)

April 9, 2004

Item 1: In hardware control mode, the control of the TERMn pin is changed. (Page 14, 22, 24, 56)

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.