IDT82V2058 Data Sheet Change Notice

Supplemental Information

This notice describes the differences between the updated version (Version 12, dated January 21, 2010) and its previous version (Version 11, dated September 14, 2009) of the IDT82V2058 data sheet. It helps readers to identify the changes when the data sheet is upgraded.

Revision History

Revision Date	PCN Number (if applicable)	Date Code	Changed Items
January 21, 2010	-	-	24
September 14, 2009	-	-	23
April 12, 2005	-	-	22 ~ 2
January 15, 2003	-	-	1

Changed Items

January 21, 2010

Item 24: Updated the pin description about SDO, changed 'In serial write operation, SDO is always in High impedance' to 'In serial write operation, SDO is in high impedance for the first 8 SCLK clock cycles and driven low for the remaining 8 SCLK clock cycles'. (Page 8)

September 14, 2009

Item 23: Deleted 'LEN' column in 'Power Consumption' table. (Page 40)

April 12, 2005

Item 22: Corrected Figure-37 and Figure-38. (Page 52)

Item 21: Changed t10 in 'Serial Host Interface Timing Characteristics' table and added t10 in Serial Interface Read Timing figures. (Page 51)

Item 20: Changed 'A[7:0]' to 'A[4:0]' in Figure - 26, Figure - 28, Figure - 30 and Figure - 32. (Page 47, 48, 49, 50)

Item 19: Changed rise/fall time in 'Transceiver Timing Characteristics' table. (Page 43)

Item 18: Changed 'IA' value, 'SIR' value in 'Receiver Characteristics' table, changed 'Note 2' and removed 'Note 1'. (Page 42)

Item 17: Changed 'Isc' value, 'Note 3' and deleted the 'Ip-p' in 'Transmitter Characteristics' table. (Page 41)

Item 16: Deleted 'Note 3' from the 'Power Consumption' table. (Page 40)

Item 15: Changed register SC, SCM, SCI into DF, DFM DFI. (Page 29, 30)

Item 14: Added the content in 'Digital Loopback' section and 'Analog Loopback' section. (Page 19)

Item 13: Changed the headline 'Reset' into 'Register Reset', changed 'Power Up' section into 'Power On Reset'. (Page 19)

Item 12: Added 'Transmit Line Side Short Circuit Failure Detection' section. (Page 18)

Item 11: Changed 'Short Circuit Monitor' section into 'Power Driver Failure Monitor' section. (Page 18)

Item 10: Added a note in 'Transformer Specifications' table. (Page 18)

Item 9: Changed LOS Declare/Clear value in 'LOS Condition in Clock Recovery Mode' table and 'Receiver Characteristics' table, added a note in 'LOS Condition in Clock Recovery Mode' table. (Page 15, 42)

Item 8: Changed the description about CLKE. (Page 6, 8, 14)

Item 7: Updated the interface of MCLK= high & TDNn = pulse and MCLK= clocked & TDNn = pulse in the 'System Interface Configuration (In Host Mode)' table. (Page 14)

Item 6: Moved the description of the IC pins to the end of 'Pin Description' table. (Page 11)

Item 5: Updated the description of the TCK and TDO pins. (Page 10)

Item 4: Changed the headline into 'Hardware/Host Control Interface'. (Page 7)

Item 3: Added a headline 'Transmit and Receive Digital Data Interface'. (Page 5)

Item 2: Added the green package options. (Page 1, 53)

January 15, 2003

Item 1: Added ordering information. (Page 52)

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.