Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Application Note

V850ES/Jx2

32-bit Single-Chip Microcontrollers

Flash Memory Programming (Programmer)

 μ PD70F3715 μ PD70F3716 μ PD70F3717 μ PD70F3718 μ PD70F3719 μ PD70F3720 μ PD70F3721 μ PD70F3722 μ PD70F3723 μ PD70F3724

Document No. U17965EJ1V0AN00 (1st edition) Date Published July 2006 N CP(K)

© NEC Electronics Corporation 2006

Printed in Japan

[MEMO]

NOTES FOR CMOS DEVICES —

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of May, 2006. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
 data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
 products and/or types are available in every country. Please check with an NEC Electronics sales
 representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
 "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

INTRODUCTION

Target Readers

This application note is intended for users who understand the functions of the V850ES/Jx2 and who will use this product to design application systems.

Purpose

The purpose of this application note is to help users understand how to develop dedicated flash memory programmers for rewriting the internal flash memory of the V850ES/Jx2.

The sample programs and circuit diagrams shown in this document are for reference only and are not intended for use in actual design-ins.

Therefore, these sample programs must be used at the user's own risk. Correct operation is not guaranteed if these sample programs are used.

Organization

This manual consists of the following main sections.

- Flash memory programming
- Programmer operating environment
- · Basic programmer operation
- · Command/data frame format
- · Description of command processing
- · UART communication mode
- 3-wire serial I/O communication mode with handshake supported (CSI + HS)
- 3-wire serial I/O communication mode (CSI)
- Flash memory programming parameter characteristics
- Electrical specifications (reference)

How to Read This Manual

It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

☐ To learn more about the V850ES/Jx2's hardware functions:

 \rightarrow See the user's manual of each V850ES/Jx2 product.

Conventions

Data significance: Higher digits on the left and lower digits on the right

Active low representation: \overline{xxx} (overscore over pin or signal name)

Note: Footnote for item marked with **Note** in the text

Caution: Information requiring particular attention

Remark: Supplementary information

Numeral representation: Binary.....xxxx or xxxxB

Decimalxxxx
HexadecimalxxxH

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Device-related documents

Document Name	Document Number
V850ES/JG2 User's Manual	U17715E
V850ES/JJ2 User's Manual	U17714E
V850ES Architecture User's Manual	U15943E

CONTENTS

CHAPTE	ER 1 FLASH MEMORY PROGRAMMING	14
1.1	Overview	14
1.2	System Configuration	15
1.3	Programming Overview	16
	1.3.1 Setting flash memory programming mode	16
	1.3.2 Selecting serial communication mode	16
	1.3.3 Manipulating flash memory via command transmission/reception	17
1.4	Information Specific to V850ES/Jx2	17
CHAPTE	ER 2 PROGRAMMER OPERATING ENVIRONMENT	19
2.1	Programmer Control Pins	19
2.2	Details of Control Pins	20
	2.2.1 Flash memory programming mode setting pins (FLMD0, FLMD1)	20
	2.2.2 Serial interface pins (TxD, RxD, SI, SO, SCK, HS)	20
	2.2.3 Reset control pin (RESET)	21
	2.2.4 Clock control pin (CLK)	21
	2.2.5 VDD/GND control pins	21
	2.2.6 Other pins	21
2.3	Basic Flowchart	22
2.4	Setting Flash Memory Programming Mode	23
	2.4.1 Mode setting flowchart	24
	2.4.2 Sample program	
2.5	Selecting Serial Communication Mode	27
2.6	UART Communication Mode	27
2.7	3-Wire Serial I/O Communication Mode with Handshake Supported (CSI + HS)	28
2.8	3-Wire Serial I/O Communication Mode (CSI)	28
2.9	Shutting Down Target Power Supply	28
2.10	Manipulation of Flash Memory	29
2.11	Command List	29
2.12	Status List	30
CHAPTE	ER 3 BASIC PROGRAMMER OPERATION	31
СНАРТЕ	ER 4 COMMAND/DATA FRAME FORMAT	32
4.1	Command Frame Transmission Processing	34
4.2	Data Frame Transmission Processing	34
4.3	Data Frame Reception Processing	34
CHAPTE	ER 5 DESCRIPTION OF COMMAND PROCESSING	35
5.1	Status Command	35
	5.1.1 Description	
	5.1.2 Command frame and status frame	
5.2	Reset Command	

	5.2.1	Description	36
	5.2.2	Command frame and status frame	36
5.3	Baud	Rate Set Command	37
	5.3.1	Description	37
	5.3.2	Command frame and status frame	37
5.4	Oscill	ating Frequency Set Command	38
	5.4.1	Description	38
	5.4.2	Command frame and status frame	38
5.5	Chip E	Erase Command	40
	5.5.1	Description	40
	5.5.2	Command frame and status frame	40
5.6	Block	Erase Command	41
	5.6.1	Description	41
	5.6.2	Command frame and status frame	41
5.7	Progra	amming Command	42
	5.7.1	Description	42
	5.7.2	Command frame and status frame	42
	5.7.3	Data frame and status frame	42
	5.7.4	Completion of transferring all data and status frame	43
5.8	Verify	Command	44
	5.8.1	Description	44
	5.8.2	Command frame and status frame	44
	5.8.3	Data frame and status frame	44
5.9	Block	Blank Check Command	46
	5.9.1	Description	46
	5.9.2	Command frame and status frame	46
5.10	Silico	n Signature Command	47
	5.10.1	Description	47
	5.10.2	Command frame and status frame	47
	5.10.3	3	
5.11	Versio	on Get Command	49
	5.11.1		
	5.11.2	Command frame and status frame	49
	5.11.3	Version data frame	50
5.12	Check	ksum Command	51
	5.12.1	Description	
	5.12.2	Command frame and status frame	51
		Checksum data frame	
5.13	Secur	ity Set Command	52
	5.13.1	Description	52
	5.13.2	Command frame and status frame	52
	5.13.3	Data frame and status frame	52
	5.13.4	Internal verify check and status frame	53
CHAPTE	ER 6	UART COMMUNICATION MODE	55
6.1	Comm	nand Frame Transmission Processing Flowchart	55
6.2		Frame Transmission Processing Flowchart	
6.3	Data F	Frame Reception Processing Flowchart	57

6.4	Reset	Command	58
	6.4.1	Processing sequence chart	58
	6.4.2	Description of processing sequence	59
	6.4.3	Status at processing completion	59
	6.4.4	Flowchart	60
	6.4.5	Sample program	61
6.5	Baud	Rate Set Command	62
	6.5.1	Processing sequence chart	62
	6.5.2	Description of processing sequence	63
	6.5.3	Status at processing completion	63
	6.5.4	Flowchart	64
	6.5.5	Sample program	65
6.6	Oscilla	ating Frequency Set Command	67
	6.6.1	Processing sequence chart	67
	6.6.2	Description of processing sequence	68
	6.6.3	Status at processing completion	68
	6.6.4	Flowchart	69
	6.6.5	Sample program	70
6.7	Chip E	Erase Command	71
	6.7.1	Processing sequence chart	71
	6.7.2	Description of processing sequence	72
	6.7.3	Status at processing completion	72
	6.7.4	Flowchart	73
	6.7.5	Sample program	74
6.8	Block	Erase Command	75
	6.8.1	Processing sequence chart	75
	6.8.2	Description of processing sequence	76
	6.8.3	Status at processing completion	76
	6.8.4	Flowchart	77
	6.8.5	Sample program	78
6.9	Progra	amming Command	79
	6.9.1	Processing sequence chart	79
	6.9.2	Description of processing sequence	80
	6.9.3	Status at processing completion	81
	6.9.4	Flowchart	82
	6.9.5	Sample program	83
6.10	Verify	Command	85
	6.10.1	Processing sequence chart	85
	6.10.2	Description of processing sequence	86
	6.10.3	Status at processing completion	86
	6.10.4	Flowchart	87
	6.10.5	Sample program	88
6.11	Block	Blank Check Command	
	6.11.1	Processing sequence chart	90
	6.11.2	Description of processing sequence	91
	6.11.3	Status at processing completion	91
	6.11.4	Flowchart	92
	6.11.5	Sample program	93

	Silicoi	n Signature Command	94
	6.12.1	Processing sequence chart	94
	6.12.2	Description of processing sequence	95
	6.12.3	Status at processing completion	95
	6.12.4	Flowchart	96
	6.12.5	Sample program	97
6.13	Versio	on Get Command	98
	6.13.1	Processing sequence chart	98
	6.13.2	Description of processing sequence	99
	6.13.3	Status at processing completion	99
	6.13.4	Flowchart	100
	6.13.5	Sample program	101
6.14	Check	ssum Command	102
	6.14.1	Processing sequence chart	102
	6.14.2	Description of processing sequence	103
	6.14.3	Status at processing completion	103
	6.14.4	Flowchart	104
	6.14.5	Sample program	105
6.15	Secur	ity Set Command	106
	6.15.1	Processing sequence chart	106
	6.15.2	Description of processing sequence	107
	6.15.3	Status at processing completion	107
	6.15.4	Flowchart	108
	6.15.5	Sample program	109
CHAPTI	ER 7 ∶	3-WIRE SERIAL I/O COMMUNICATION MODE WITH HANDSHAKE	
	;	SUPPORTED (CSI + HS)	
7.1	Comm	SUPPORTED (CSI + HS)	111
7.1 7.2	Comm Data F	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart	111 112
7.1 7.2 7.3	Comm Data F Data F	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart	111 112 113
7.1 7.2	Comm Data F Data F Status	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart	111 12 113 114
7.1 7.2 7.3	Comm Data F Data F Status 7.4.1	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart	111 112 113 114
7.1 7.2 7.3	Comm Data F Data F Status 7.4.1 7.4.2	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence	111112113114114
7.1 7.2 7.3	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion	111112113114115
7.1 7.2 7.3	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart	111112113114115115
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program	111112113114115116
7.1 7.2 7.3	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command	111112113114115116117
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart	111112113114115116117118
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence	111112114115116117118119
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing sequence chart Sample program Command Processing sequence chart Description of processing sequence Status at processing sequence	111112114115116117118119
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing sequence chart Description of processing sequence Status at processing sequence Status at processing completion Flowchart	111112114115116118118119
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4 7.5.5	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program	111112114115116117118119119
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4 7.5.5 Oscilla	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Sample program Sample program Sample program Sample program	111112114115116118118119119120
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4 7.5.5 Oscilla 7.6.1	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart.	111112114115116118118119120121
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4 7.5.5 Oscilla 7.6.1 7.6.2	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence	111112114115116117118118119120121122
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4 7.5.5 Oscilla 7.6.1 7.6.2 7.6.3	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing sequence chart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing completion	111112113114115115116117118119119120121123
7.1 7.2 7.3 7.4	Comm Data F Data F Status 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 Reset 7.5.1 7.5.2 7.5.3 7.5.4 7.5.5 Oscilla 7.6.1 7.6.2	SUPPORTED (CSI + HS) nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart S Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence	111112114115116117118119120121123123

7.7	Chip E	Erase Command	126
	7.7.1	Processing sequence chart	126
	7.7.2	Description of processing sequence	127
	7.7.3	Status at processing completion	127
	7.7.4	Flowchart	128
	7.7.5	Sample program	129
7.8	Block	Erase Command	130
	7.8.1	Processing sequence chart	130
	7.8.2	Description of processing sequence	131
	7.8.3	Status at processing completion	131
	7.8.4	Flowchart	132
	7.8.5	Sample program	133
7.9	Progra	amming Command	134
	7.9.1	Processing sequence chart	134
	7.9.2	Description of processing sequence	135
	7.9.3	Status at processing completion	
	7.9.4	Flowchart	137
	7.9.5	Sample program	138
7.10	Verify	Command	
	7.10.1	Processing sequence chart	140
	7.10.2	Description of processing sequence	
	7.10.3	Status at processing completion	
	7.10.4	Flowchart	
	7.10.5	Sample program	
7.11	Block	Blank Check Command	
	7.11.1	Processing sequence chart	
	7.11.2	Description of processing sequence	
	7.11.3	Status at processing completion	
	7.11.4	Flowchart	
	7.11.5	Sample program	
7.12	Silico	n Signature Command	
		Processing sequence chart	
	7.12.2	Description of processing sequence	
	7.12.3	Status at processing completion	
	7.12.4	Flowchart	
	7.12.5	Sample program	
7.13	_	on Get Command	
	7.13.1	Processing sequence chart	
	7.13.2	Description of processing sequence	
	7.13.3	Status at processing completion	
	7.13.4	Flowchart	
	7.13.5	Sample program	
7.14		sum Command	
•	7.14.1	Processing sequence chart	
	7.14.2	Description of processing sequence	
	7.14.3	Status at processing completion	
	7.14.4	Flowchart	
	7.14.5	Sample program	

7.15	Secur	ity Set Command	162
	7.15.1	Processing sequence chart	162
	7.15.2	Description of processing sequence	163
	7.15.3	Status at processing completion	164
	7.15.4	Flowchart	165
	7.15.5	Sample program	166
CHAPTE	R 8	3-WIRE SERIAL I/O COMMUNICATION MODE (CSI)	168
8.1	Comn	nand Frame Transmission Processing Flowchart	168
8.2		Frame Transmission Processing Flowchart	
8.3		Frame Reception Processing Flowchart	
8.4	Status	s Command	171
	8.4.1	Processing sequence chart	171
	8.4.2	Description of processing sequence	172
	8.4.3	Status at processing completion	172
	8.4.4	Flowchart	173
	8.4.5	Sample program	174
8.5	Reset	Command	176
	8.5.1	Processing sequence chart	176
	8.5.2	Description of processing sequence	177
	8.5.3	Status at processing completion	177
	8.5.4	Flowchart	178
	8.5.5	Sample program	179
8.6	Oscill	ating Frequency Set Command	180
	8.6.1	Processing sequence chart	180
	8.6.2	Description of processing sequence	181
	8.6.3	Status at processing completion	
	8.6.4	Flowchart	182
	8.6.5	Sample program	183
8.7	Chip I	Erase Command	184
	8.7.1	Processing sequence chart	184
	8.7.2	Description of processing sequence	185
	8.7.3	Status at processing completion	185
	8.7.4	Flowchart	186
	8.7.5	Sample program	187
8.8	Block	Erase Command	188
	8.8.1	Processing sequence chart	188
	8.8.2	Description of processing sequence	189
	8.8.3	Status at processing completion	189
	8.8.4	Flowchart	190
	8.8.5	Sample program	191
8.9	Progr	amming Command	
	8.9.1	Processing sequence chart	192
	8.9.2	Description of processing sequence	
	8.9.3	Status at processing completion	194
	8.9.4	Flowchart	195
	8.9.5	Sample program	
8 10	Verify	Command	198

	8.10.1 Processing sequence chart	198
	8.10.2 Description of processing sequence	199
	8.10.3 Status at processing completion	199
	8.10.4 Flowchart	200
	8.10.5 Sample program	201
8.11	Block Blank Check Command	203
	8.11.1 Processing sequence chart	203
	8.11.2 Description of processing sequence	204
	8.11.3 Status at processing completion	204
	8.11.4 Flowchart	205
	8.11.5 Sample program	206
8.12	Silicon Signature Command	207
	8.12.1 Processing sequence chart	207
	8.12.2 Description of processing sequence	208
	8.12.3 Status at processing completion	208
	8.12.4 Flowchart	209
	8.12.5 Sample program	210
8.13	Version Get Command	211
	8.13.1 Processing sequence chart	211
	8.13.2 Description of processing sequence	212
	8.13.3 Status at processing completion	212
	8.13.4 Flowchart	213
	8.13.5 Sample program	
8.14	Checksum Command	215
	8.14.1 Processing sequence chart	215
	8.14.2 Description of processing sequence	
	8.14.3 Status at processing completion	
	8.14.4 Flowchart	
	8.14.5 Sample program	
8.15	Security Set Command	
	8.15.1 Processing sequence chart	
	8.15.2 Description of processing sequence	
	8.15.3 Status at processing completion	
	8.15.4 Flowchart	
	8.15.5 Sample program	223
СНАРТЕ	ER 9 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS	S225
9.1	Flash Memory Programming Mode Setting Time	225
9.2	Programming Characteristics	
9.3	UART Communication Mode	
9.4	3-Wire Serial I/O Communication Mode	
CHAPTE	ER 10 ELECTRICAL SPECIFICATIONS (REFERENCE)	235
ADDENI	DIV A OIDOUIT DIAODAM (DEEEDENOS)	0.5
APPENI	DIX A CIRCUIT DIAGRAM (REFERENCE)	244

CHAPTER 1 FLASH MEMORY PROGRAMMING

To rewrite the contents of the internal flash memory of the V850ES/Jx2, a dedicated flash memory programmer (hereafter referred to as the "programmer") is usually used.

This Application Note explains how to develop a dedicated programmer.

1.1 Overview

The V850ES/Jx2 incorporates firmware that controls flash memory programming. The programming to the internal flash memory is performed by transmitting/receiving commands between the programmer and the V850ES/Jx2 via serial communication.




Figure 1-1. System Outline of Flash Memory Programming in V850ES/Jx2

1.2 System Configuration

Examples of the system configuration for programming the flash memory are illustrated in Figure 1-2.


These figures illustrate how to program the flash memory with the programmer, under control of a host machine.

Depending on how the programmer is connected, the programmer can be used in a standalone mode without using the host machine, if a user program has been downloaded to the programmer in advance.


For example, NEC Electronics' flash memory programmer PG-FP4 can execute programming either by using the GUI software with a host machine connected or by itself (standalone).

Figure 1-2. System Configuration Examples


(1) UART communication mode (LSB-first transfer)



(2) 3-wire serial I/O communication mode with handshake supported (CSI + HS) (MSB-first transfer)



(3) 3-wire serial I/O communication mode (CSI) (MSB-first transfer)



1.3 Programming Overview

To rewrite the contents of the flash memory with the programmer, the V850ES/Jx2 must first be set to the flash memory programming mode. After that, select the mode for communication between the programmer and the V850ES/Jx2, transmit commands from the programmer via serial communication, and then rewrite the flash memory. The flowchart of programming is illustrated in Figure 1-3.




Figure 1-3. Programming Flowchart

1.3.1 Setting flash memory programming mode

Supply a specific voltage to the flash memory programming mode setting pins (FLMD0 and FLMD1) in the V850ES/Jx2 and release a reset; the flash memory programming mode is then set.

1.3.2 Selecting serial communication mode

To select a serial communication mode, generate pulses by changing the voltage at flash memory programming mode setting pin (FLMD0) between the V_{DD} voltage and GND voltage in the flash memory programming mode, and determine the communication mode according to the pulse count.

1.3.3 Manipulating flash memory via command transmission/reception

The flash memory incorporated in the V850ES/Jx2 has functions to rewrite the flash memory contents. The flash memory manipulating functions shown in Table 1-1 are available.

Table 1-1. Outline of Flash Memory Functions

Function	Outline	
Erase	Erases the flash memory contents.	
Write	Writes data to the flash memory.	
Verify	Compares the flash memory contents with data for verify.	
Acquisition of information	Reads information related to the flash memory.	

To control these functions, the programmer transmits commands to the V850ES/Jx2 via serial communication. The V850ES/Jx2 returns the response status for the commands. The programming to the flash memory is performed by repeating these series of serial communications.

1.4 Information Specific to V850ES/Jx2

The programmer must manage product-specific information (such as a device name and memory information). Table 1-2 shows the flash memory size of the V850ES/Jx2 and Figure 1-4 shows the configuration of the flash memory.

Table 1-2. Flash Memory Size of V850ES/Jx2

Device Name		Flash Memory Size
V850ES/JG2	μPD70F3715	128 KB
	μPD70F3716	256 KB
	μPD70F3717	384 KB
	μPD70F3718	512 KB
	μPD70F3719	640 KB
V850ES/JJ2	μPD70F3720	128 KB
	μPD70F3721	256 KB
	μPD70F3722	384 KB
	μPD70F3723	512 KB
	μPD70F3724	640 KB

Figure 1-4. Flash Memory Configuration

						000A0000H
					Block 15 (64 KB)	
					Block 14 (64 KB)	00090000H 0008FFFH 00080000H
				Block 13 (64 KB)	Block 13 (64 KB)	0007FFFFH
				Block 12 (64 KB)	Block 12 (64 KB)	00070000H 0006FFFH 00060000H
			Block 11 (64 KB)	Block 11 (64 KB)	Block 11 (64 KB)	0005FFFFH
			Block 10 (64 KB)	Block 10 (64 KB)	Block 10 (64 KB)	0004FFFH
		Block 9 (64 KB)	Block 9 (64 KB)	Block 9 (64 KB)	Block 9 (64 KB)	0003FFFFH
		Block 8 (64 KB)	Block 8 (64 KB)	Block 8 (64 KB)	Block 8 (64 KB)	0002FFFFH 00020000H
	Block 7 (4 KB)	Block 7 (4 KB)	Block 7 (4 KB)	Block 7 (4 KB)	Block 7 (4 KB)	0001FFFFH 0001F000H
	Block 6 (4 KB)	Block 6 (4 KB)	Block 6 (4 KB)	Block 6 (4 KB)	Block 6 (4 KB)	0001EFFFH 0001E000H
	Block 5 (4 KB)	Block 5 (4 KB)	Block 5 (4 KB)	Block 5 (4 KB)	Block 5 (4 KB)	0001DFFFH 0001D000H
	Block 4 (4 KB)	Block 4 (4 KB)	Block 4 (4 KB)	Block 4 (4 KB)	Block 4 (4 KB)	0001CFFFH 0001C000H
Note 1	Block 3 (28 KB)	Block 3 (28 KB)	Block 3 (28 KB)	Block 3 (28 KB)	Block 3 (28 KB)	0001BFFFH
	Block 2 (28 KB)	Block 2 (28 KB)	Block 2 (28 KB)	Block 2 (28 KB)	Block 2 (28 KB)	00014FFFH 0000E000H
Note 2	Block 1 (28 KB)	Block 1 (28 KB)	Block 1 (28 KB)	Block 1 (28 KB)	Block 1 (28 KB)	0000DFFFH 00007000H
Note 2	Block 0 (28 KB)	Block 0 (28 KB)	Block 0 (28 KB)	Block 0 (28 KB)	Block 0 (28 KB)	00006FFFH 00000000H
	128 KB	256 KB	384 KB	512 KB	640 KB	

Notes 1. Blocks 2 and 3: Area to be replaced with the boot area by the boot swap function

2. Blocks 0 and 1: Boot area

CHAPTER 2 PROGRAMMER OPERATING ENVIRONMENT

2.1 Programmer Control Pins

Table 2-1 lists the pins that the programmer must control to implement the programmer function in the user system. See the following pages for details on each pin.

Table 2-1. Pin Description

		Programmer	V850ES/Jx2	/Jx2 Mode for Communication with Target System			
Signal Name	I/O	Pin Function	Pin Name	CSI	CSI + HS	UART	
FLMD0	Output Output of signal level to set programming mode and output of pulse to select communication mode		FLMD0	0	0	0	
FLMD1	Output	Output of signal level to set programming mode	FLMD1	0	0	0	
V _{DD}	Output	VDD voltage generation/monitoring	V _{DD}	Δ	Δ	Δ	
GND	ı	Ground	Vss	0	0	0	
CLK	Output	Operating clock output to V850ES/Jx2	-	\times^{Note}	×Note	×Note	
RESET	Output	Programming mode switching trigger	RESET	0	0	0	
SO	Output	Command transmission to V850ES/Jx2	SIB0, SIB3	0	0	×	
SI	Input	Response status and data reception from V850ES/Jx2	SOB0, SOB3	0	0	×	
SCK	Output	Serial clock supply to V850ES/Jx2	SCKB0, SCKB3	0	0	×	
HS (handshake)	Input	Handshake signal reception for serial communication with V850ES/Jx2	РСМ0	×	0	×	
TxD	Output	Command transmission to V850ES/Jx2	RXDA0	×	×	0	
RxD	Input	Response status and data reception from V850ES/Jx2	TXDA0	×	×	0	

Note No clock can be supplied from the CLK pin of the programmer. Mount an oscillator circuit onto the target system to supply the clock.

Remark O: Be sure to connect the pin.

×: The pin is not connected.

 $\triangle \colon$ The pin does not have to be connected if the signal is generated in the user system.

For the voltage of the pins controlled by the programmer, refer to the user's manual of the device that is subject to flash memory programming.

2.2 Details of Control Pins

2.2.1 Flash memory programming mode setting pins (FLMD0, FLMD1)

The FLMD0 and FLMD1 pins are used to control the operating mode of the V850ES/Jx2. The V850ES/Jx2 operates in flash memory programming mode when a specific voltage is supplied to these pins and a reset is released.

The mode for the serial communication between the programmer and the V850ES/Jx2 is determined by controlling the voltage at the FLMD0 pin between Vpp and GND and outputting pulses, after reset. Refer to **Table 2-3** in **2.5 Selecting Serial Communication Mode** for the relationship between the FLMD0 pulse counts and communication modes.


2.2.2 Serial interface pins (TxD, RxD, SI, SO, SCK, HS)

The serial interface pins are used to transfer the flash memory writing commands between the programmer and the V850ES/Jx2.


With the V850ES/Jx2, the communication mode can be selected from UART, CSI + HS, and CSI. The following figures illustrate the connection of pins used in each communication mode.

Figure 2-1. Serial Interface Pins


(1) UART communication mode



(2) 3-wire serial I/O communication mode with handshake supported (CSI + HS)




(3) 3-wire serial I/O communication mode (CSI)



2.2.3 Reset control pin (RESET)

The reset control pin is used to control the system reset for the V850ES/Jx2 from the programmer. The flash memory programming mode can be selected when a specific voltage is supplied to the FLMD0 and FLMD1 pins and a reset is released.

Figure 2-2. Reset Control Pin



2.2.4 Clock control pin (CLK)

The clock control pin is not used.


No clock can be supplied from the CLK pin of the programmer. Mount an oscillator circuit onto the target system to supply the clock.

2.2.5 VDD/GND control pins

The V_{DD} control pin is used to supply power to the V850ES/Jx2 from the programmer. Connection of this pin is not necessary when it is not necessary to supply power to the V850ES/Jx2 from the programmer. However, this pin must be connected regardless of whether the power is supplied from the programmer when the dedicated programmer is used, because the dedicated programmer monitors the power supply status of the V850ES/Jx2.

The GND control pin must be connected to Vss of the V850ES/Jx2 regardless of whether the power is supplied from the programmer.

Figure 2-3. VDD/GND Control Pin



2.2.6 Other pins

For the connection of the pins that are not connected to the programmer, refer to the chapter describing the flash memory in the user's manual of each device.

2.3 Basic Flowchart

The following illustrates the basic flowchart for performing flash memory rewriting with the programmer.

Basic flow Power application to target (See Figure 2-5) Mode setting (reset release) (See **2.4**) Selection of communication mode (pulse input) (See **2.4/2.5**) Synchronization processing (Reset command) (See 5.2) UART No communication? Yes Baud rate setting processing is not required when a mode other than UART communication mode is set. Baud rate setting (See 5.3) Command execution Processing completed? No Yes Reset input and power shutdown during rewriting is Target power shutdown processing (See **2.9**) prohibited because security information may be lost. End

Figure 2-4. Basic Flowchart for Flash Memory Rewrite Processing

2.4 Setting Flash Memory Programming Mode

To rewrite the contents of the flash memory with the programmer, the V850ES/Jx2 must first be set to the flash memory programming mode by supplying a specific voltage to the flash memory programming mode setting pins (FLMD0, FLMD1) in the V850ES/Jx2, then releasing a reset.

The following illustrates a timing chart for setting the flash memory programming mode and selecting the communication mode.





Figure 2-5. Setting Flash Memory Programming Mode and Selecting Communication Mode

The relationship between the settings of the FLMD0 and FLMD1 pins after reset release and the operating mode is shown below.

Table 2-2. Relationship Between Settings of FLMD0 and FLMD1 Pins After Reset Release and Operating Mode

FLMD0	FLMD1	Operating Mode	
Low (GND)	Any	Normal operating mode	
High (VDD)	Low (GND)	Flash memory programming mode	
High (VDD)	High (VDD)	Setting prohibited	

2.4.1 Mode setting flowchart



2.4.2 Sample program

The following shows a sample program for mode setting.

```
/*
                                                 */
/* connect to Flash device
                                                 * /
                                                 */
fl_con_dev(void)
extern void init_fl_uart(void);  // [v1.01]
int
         n:
     int pulse;
     SRMK0 = true;
     UARTE0 = false;
     switch (fl_if){
       default:
       case FLIF_UART: pulse = PULSE_UART; break;
       case FLIF_CSI: pulse = UseCSIB3 ? PULSE_CSIB3 : PULSE_CSI; break;
       case FLIF_CSI_HS:pulse = UseCSIB3 ? PULSE_CSIB3HS:PULSE_CSIHS; break;
     pFL_RES = low;
                           // RESET/FLMD0 = low
     pmFL_FLMD0 = PM_OUT;
                           // FLMD0 = Low output //[v1.01]
     pFL_FLMD0
               = low;
                          // FLMD1 = Low output //[v1.01]
     pmFL_FLMD1 = PM_OUT;
     pFL_FLMD1
               = low;
                           // VDD = high
     FL_VDD_HI();
     fl_wait(tDP);
                           // wait
     pFL_FLMD0 = hi;
                           // FLMD0 = high
     fl_wait(tPR);
                           // wait
     pFL_RES = hi;
                          // RESET = high
      start_flto(tRC);
                           // start "tRC" wait timer
     fl_wait((tRP+tRPE)/2);
                          // wait
     if (fl_if == FLIF_UART) {
                        // Initialize UART h.w.(for Flash device control)
       init_fl_uart();
           UARTE0 = true;
           SRIF0 = false;
           SRMK0 = false;
      }
      else{
        for (n = 0; n < pulse; n++){// pulse output}
      pFL_FLMD0 = low;
```

2.5 Selecting Serial Communication Mode

The communication mode is determined by inputting a pulse to the FLMD0 pin in the V850ES/Jx2 after reset release.

The high- and low-levels of the FLMD0 pulse are VDD and GND, respectively.

The following table shows the relationship between the number of FLMD0 pulses (pulse counts) and communication modes that can be selected with the V850ES/Jx2.

Table 2-3. Relationship Between FLMD0 Pulse Counts and Communication Modes

Communication Mode	FLMD0 Pulse Counts	Port Used for Communication		
UART (UART0)	0	TXDA0 (P30), RXDA0 (P31)		
3-wire serial I/O (CSIB0)	8	SOB0 (P41), SIB0 (P40), SCKB0 (P42)		
3-wire serial I/O (CSIB3)	9	SOB3 (P911), SIB3 (P910), SCKB3 (P912)		
3-wire serial I/O with handshake supported (CSIB0 + HS)	11	SOB0 (P41), SIB0 (P40), SCKB0 (P42), HS (PCM0)		
3-wire serial I/O with handshake supported (CSIB3 + HS)	12	SOB3 (P911), SIB3 (P910), SCKB3 (P912), HS (PCM0)		
Setting prohibited	Others	-		

2.6 UART Communication Mode

The RxD and TxD pins are used for UART communication. The communication conditions are as shown below.

Table 2-4. UART Communication Conditions

Item	Description
Baud rate	Selectable from 9,600, 19,200, 31,250, 38,400, 76,800, and 153,600 bps (default: 9,600 bps)
Parity bit	None
Data length	8 bits (LSB first)
Stop bit	1 bit

The programmer always operates as the master device during CSI communication, so the programmer must check whether the processing by the V850ES/Jx2, such as writing or erasing, is normally completed. On the other hand, the status of the master and slave is occasionally exchanged during UART communication, so communication at the optimum timing is possible without assigning one pin like CSI + HS communication.

Caution Set the same baud rate to the master and slave devices when performing UART communication.

2.7 3-Wire Serial I/O Communication Mode with Handshake Supported (CSI + HS)

In the CSI + HS communication mode, the timing for communication of commands or data is optimized. In addition to the SI, SO and \overline{SCK} pins, the HS (handshake) pin is used for implementing effective communication.

The level of the HS pin signal falls (low level) when the V850ES/Jx2 is ready for transmitting or receiving data. The programmer must check the falling edge of the HS pin signal (low level) before starting transmission/reception of commands or data to the V850ES/Jx2.

The communication data format is MSB-first, in 8-bit units. Keep the clock frequency 2.5 MHz or lower.




Figure 2-6. Timing Chart of CSI + HS Communication

2.8 3-Wire Serial I/O Communication Mode (CSI)

The SCK, SO and SI pins are used for CSI communication. The programmer always operates as the master device, so communication may not be performed normally if data is transmitted via the SCK pin while the V850ES/Jx2 is not ready for transmission/reception.

The communication data format is MSB-first, in 8-bit units. Keep the clock frequency 2.5 MHz or lower.

2.9 Shutting Down Target Power Supply

After each command execution is completed, shut down the power supply to the target after setting the $\overline{\text{RESET}}$ pin to low level, as shown below.

Set other pins to Hi-Z when shutting down the power supply to the target.

Caution Shutting down the power supply and inputting a reset during command processing are prohibited.




Figure 2-7. Timing for Terminating Flash Memory Programming Mode

2.10 Manipulation of Flash Memory

The flash memory incorporated in the V850ES/Jx2 has functions to manipulate the flash memory, as listed in Table 2-5. The programmer transmits commands to control these functions to the V850ES/Jx2, and checks the response status sent from the V850ES/Jx2, to manipulate the flash memory.

Table 2-5. List of Flash Memory Manipulating Functions

Classification	Function Name	Description		
Erase	Chip erase	Erases the entire flash memory area. Clears the security flag.		
	Block erase	Erases a specified block in the flash memory.		
Write	Write Writes data to a specified area in the flash memory.			
		Compares data acquired from a specified address in the flash memory with data transmitted from the programmer, on the V850ES/Jx2 side.		
Blank check	Block blank check	Checks the erase status of a specified area in the flash memory.		
Information	Silicon signature acquisition	Acquires writing protocol information.		
acquisition	Version acquisition	Acquires version information of the V850ES/Jx2 and firmware.		
	Status acquisition	Acquires the current operating status.		
	Checksum acquisition	Acquires checksum data of a specified area.		
Security	Security setting	Sets security information.		
Other	Reset	Detects synchronization in communication.		

2.11 Command List

The commands used by the programmer and their functions are listed below.

Table 2-6. List of Commands Transmitted from Programmer to V850ES/Jx2

Command Number	Command Name	Function		
70H	Status	Acquires the current operating status (status data).		
00H	Reset	Detects synchronization in communication.		
90H	Oscillating Frequency Set	Specifies the oscillation frequency of the V850ES/Jx2.		
9AH	Baud Rate Set	Sets baud rate when UART communication mode is selected.		
20H	Chip Erase	Erases the entire flash memory area.		
22H Block Erase		Erases a specified area in the flash memory.		
40H Programming		Writes data to a specified area in the flash memory.		
13H Verify		Compares the contents in a specified area in the flash memory with data transmitted from the programmer.		
32H	Block Blank Check	Checks the erase status of a specified block in the flash memory.		
C0H	Silicon Signature	Acquires V850ES/Jx2 information (part number, flash memory configuration, etc.).		
C5H	Version Get	Acquires version information of the V850ES/Jx2 and firmware.		
ВОН	Checksum	Acquires checksum data of a specified area.		
АОН	Security Set	Sets security information.		

2.12 Status List

The following table lists the status codes the programmer receives from the V850ES/Jx2.

Table 2-7. Status Code List

Status Code	Status	Description
04H	Command number error	Error returned if a command not supported or invalid frame is received
05H	Parameter error	Error returned if command information (parameter) is invalid
06H	Normal acknowledgment (ACK)	Normal acknowledgment
07H	Checksum error	Error returned if data in a frame transmitted from the programmer is abnormal
08H	WWV1 error	Write error
0BH	EWV1 error	Erase error
0CH	EWV2 error	Erase error
0DH	EWV3 error	Erase error
0EH	Verify error	A verify error has occurred for the data of the frame transmitted from the programmer
0FH	Verify error	A verify error has occurred for the data of the frame transmitted from the programmer
10H	Protect error	Error returned if an attempt is made to execute processing that is prohibited by the Security Set command
11H	EWV4 error	Internal verify error/blank error
13H	Compaction search error	Erase error
15H	Negative acknowledgment (NACK)	Negative acknowledgment
16H	Sequencer error	Error returned if an error occurs in flash control macro
FFH	Processing in progress (BUSY)	Busy response ^{Note}

Note During CSI communication, 1-byte "FFH" may be transmitted, as well as "FFH" as the data frame format.

Reception of a checksum error or NACK is treated as an immediate abnormal end in this manual. When a dedicated programmer is developed, however, the processing may be retried without problem from the wait immediately before transmission of the command that results a checksum error or NACK or after BUSY status check via the HS pin. In this event, limiting the retry count is recommended for preventing infinite repetition of the retry operation.

Although not listed in the above table, if a time-out error (BUSY time-out, HS pin time-out, or time-out in data frame reception during UART communication) occurs, it is recommended to shutdown the power supply to the V850ES/Jx2 (refer to **2.9 Shutting Down Target Power Supply**) and then connect the power supply again.

CHAPTER 3 BASIC PROGRAMMER OPERATION

Figure 3-1 illustrates the general command execution flow when flash memory rewriting is performed with the programmer.

General command flow Flash memory programming mode is set Reset command Oscillating Frequency Set command Baud Rate Set command (in UART communication mode only) Block Blank Check command Chip Erase command Programming command Security Set command Flash memory programming mode is exited End

Figure 3-1. General Command Execution Flow at Flash Memory Rewriting

Note It is recommended to perform security settings to disable read as a default in programmer specification.

Remark The Verify command and Checksum command can also be supported.

CHAPTER 4 COMMAND/DATA FRAME FORMAT

The programmer uses the command frame to transmit commands to the V850ES/Jx2. The V850ES/Jx2 uses the data frame to transmit write data or verify data to the programmer. A header, footer, data length information, and checksum are appended to each frame to enhance the reliability of the transferred data.

The following shows the format of a command frame and data frame.

Figure 4-1. Command Frame Format

SOI	l LEN	СОМ	Command information (variable length)	SUM	ETX
(1 by	e) (1 byte	(1 byte)	(Max. 255 bytes)	(1 byte)	(1 byte)

Figure 4-2. Data Frame Format

STX	LEN	Data (variable length)	SUM	ETX or ETB
(1 byte)	(1 byte)	(Max. 256 bytes)	(1 byte)	(1 byte)

Table 4-1. Description of Symbols in Each Frame

Symbol	Value	Description			
SOH	01H	Command frame header			
STX	02H	Data frame header			
LEN	-	Data length information (00H indicates 256). Command frame: COM + command information length Data frame: Data field length			
СОМ	-	Command number			
SUM	I	Checksum data for a frame Obtained by sequentially subtracting all of calculation target data from the initial value (00H) in 1-byte units (borrow is ignored). The calculation targets are as follows. Command frame: LEN + COM + all of command information Data frame: LEN + all of data			
ETB	17H	Footer of data frame other than the last frame			
ETX	03H	Command frame footer, or footer of last data frame			

The following shows examples of calculating the checksum (SUM) for a frame.

[Command frame]

No command information is included in the following example of a Status command frame, so LEN and COM are targets of checksum calculation.

	SOH	LEN	СОМ	SUM	ETX
	01H	01H	70H	Checksum	03H
Checksum calculation target		culation targets			

For this command frame, checksum data is obtained as follows.

00H (initial value) - 01H (LEN) - 70H (COM) = 8FH (Borrow ignored. Lower 8 bits only.)

The command frame finally transmitted is as follows.

SOH	LEN	СОМ	SUM	ETX
01H	01H	70H	8FH	03H

[Data frame]

To transmit a data frame as shown below, LEN and D1 to D4 are targets of checksum calculation.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	Checksum	03H
		checks					

For this data frame, checksum data is obtained as follows.

00H (initial value)
$$-$$
 04H (LEN) $-$ FFH (D1) $-$ 80H (D2) $-$ 40H (D3) $-$ 22H (D4) $=$ 1BH (Borrow ignored. Lower 8 bits only.)

The data frame finally transmitted is as follows.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1BH	03H

When a data frame is received, the checksum data is calculated in the same manner, and the obtained value is used to detect a checksum error by judging whether the value is the same as that stored in the SUM field of the receive data. When a data frame as shown below is received, for example, a checksum error is detected.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1AH	03H

↑ Should be 1BH, if normal

4.1 Command Frame Transmission Processing

Read the following chapters for details on flowcharts of command processing to transmit command frames, for each communication mode.

- For the UART communication mode, read 6.1 Flowchart of Command Frame Transmission Processing.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.1 Flowchart of Command Frame Transmission Processing**.
- For the 3-wire serial I/O communication mode (CSI), read **8.1 Flowchart of Command Frame Transmission Processing**.

4.2 Data Frame Transmission Processing

The write data frame (user program), verify data frame (user program), and security data frame (security flag) are transmitted as a data frame.

Read the following chapters for details on flowcharts of command processing to transmit data frames, for each communication mode.

- For the UART communication mode, read 6.2 Flowchart of Data Frame Transmission Processing.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.2 Flowchart of Data Frame Transmission Processing**.
- For the 3-wire serial I/O communication mode (CSI), read **8.2 Flowchart of Data Frame Transmission Processing**.

4.3 Data Frame Reception Processing

The status frame, silicon signature data frame, version data frame, and checksum data frame are received as a data frame.

Read the following chapters for details on flowcharts of command processing to receive data frames, for each communication mode.

- For the UART communication mode, read 6.3 Flowchart of Data Frame Reception Processing.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.3 Flowchart of Data Frame Reception Processing**.
- For the 3-wire serial I/O communication mode (CSI), read **8.3 Flowchart of Data Frame Reception**Processing.

CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING

5.1 Status Command

5.1.1 Description

This command is used to check the operation status of the V850ES/Jx2 after issuance of each command such as write or erase.

After the Status command is issued, if the Status command frame cannot be received normally in the V850ES/Jx2 due to problems based on communication or the like, the status setting will not performed in the V850ES/Jx2. As a result, a busy response (FFH), not the status frame, may be received. In such a case, retry the Status command.

5.1.2 Command frame and status frame

Figure 5-1 shows the format of a command frame for the Status command, and Figure 5-2 shows the status frame for the command.

Figure 5-1. Status Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	70H (Status)	Checksum	03H

Figure 5-2. Status Frame for Status Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data		SUM	ETX	
02H	n	ST1		STn	Checksum	03H

Remarks 1. ST1 to STn: Status #1 to Status #n

2. The length of a status frame varies according to each command (such as write or erase) to be transmitted to the V850ES/Jx2.

Read the following chapters for details on flowcharts of processing sequences between the programmer and the V850ES/Jx2, flowcharts of command processing, and sample programs for each communication mode.

- The Status command is not used in the UART communication mode.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.4 Status**Command
- For the 3-wire serial I/O communication mode (CSI), read 8.4 Status Command.

Caution After each command such as write or erase is transmitted in UART communication, the V850ES/Jx2 automatically returns the status frame within a specified time. The Status command is therefore not used.

If the Status command is transmitted in UART communication, the Command Number Error is returned.

5.2 Reset Command

5.2.1 Description

This command is used to check the establishment of communication between the programmer and the V850ES/Jx2 after the communication mode is set.

When UART is selected as the mode for communication with the V850ES/Jx2, the same baud rate must be set in the programmer and V850ES/Jx2. However, the V850ES/Jx2 cannot detect its own operating frequency so the baud rate cannot be set. It makes detection of the operating frequency in the V850ES/Jx2 possible by sending "00H" twice at 9,600 bps from the programmer, measuring the low-level width of "00H", and then calculating the average of two sent signals. The baud rate can consequently be set, which enables synchronous detection in communication.

5.2.2 Command frame and status frame

Figure 5-3 shows the format of a command frame for the Reset command, and Figure 5-4 shows the status frame for the command.

Figure 5-3. Reset Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	00H (Reset)	Checksum	03H

Figure 5-4. Status Frame for Reset Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	1	ST1	Checksum	03H

Remark ST1: Synchronization detection result

- For the UART communication mode, read **6.4 Reset Command**.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.5 Reset Command**.
- For the 3-wire serial I/O communication mode (CSI), read 8.5 Reset Command.

5.3 Baud Rate Set Command

5.3.1 Description

This command is used to change the baud rate for UART (default value: 9,600 bps).

After the Baud Rate Set command is executed, the Reset command must be executed to confirm synchronization at the new baud rate.

The Baud Rate Set command is valid only in the UART communication mode. Data for setting the baud rate is represented as a 1-byte numeric value.

The V850ES/Jx2 ignores the Baud Rate Set command if it is transmitted in modes other than the UART communication mode.

5.3.2 Command frame and status frame

Figure 5-5 shows the format of a command frame for the Baud Rate Set command, and Figure 5-6 shows the status frame for the command.

Figure 5-5. Baud Rate Set Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	Command Information	SUM	ETX
01H	02H	9AH (Baud Rate Set)	D01	Checksum	03H

Remark D01: Baud rate selection value

D01 Value	03H	04H	05H	06H	07H	08H
Baud rate (bps)	9600	19200	31250	38400	76800	153600

Figure 5-6. Status Frame for Baud Rate Set Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Synchronization detection result

- For the UART communication mode, read 6.5 Baud Rate Set Command.
- The Baud Rate Set command is not used in the 3-wire serial I/O communication mode with handshake supported (CSI + HS).
- The Baud Rate Set command is not used in 3-wire serial I/O communication mode (CSI).

5.4 Oscillating Frequency Set Command

5.4.1 Description

This command is used to set oscillation frequency data in the V850ES/Jx2.

Specify the frequency of the clock that is actually input to the X1 pin of the V850ES/Jx2.

The V850ES/Jx2 automatically sets the multiply rate of the CPU operation clock, based on the clock frequency specified with this command. Therefore, note that the reference clock for wait calculation varies before and after execution of this command.

5.4.2 Command frame and status frame

Figure 5-7 shows the format of a command frame for the Oscillating Frequency Set command, and Figure 5-8 shows the status frame for the command.

Figure 5-7. Oscillating Frequency Set Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	С	Command Information			SUM	ETX
01H	05H	90H (Oscillating Frequency Set)	D01	D02	D03	D04	Checksum	03H

Remark D01 to D04: Oscillation frequency = $(D01 \times 0.1 + D02 \times 0.01 + D03 \times 0.001) \times 10^{D04}$ (Unit: kHz) Settings can be made from 10 kHz to 100 MHz, but set the value according to the specifications of each device when actually transmitting the command. D01 to D03 hold unpacked BCDs, and D04 holds a signed integer.

Setting example: To set 6 MHz

D01 = 06H

D02 = 00H

D03 = 00H

D04 = 04H

Oscillation frequency = $6 \times 0.1 \times 10^4 = 6,000 \text{ kHz} = 6 \text{ MHz}$

Setting example: To set 10 MHz

D01 = 01H

D02 = 00H

D03 = 00H

D04 = 05H

Oscillation frequency = $1 \times 0.1 \times 10^5 = 10,000 \text{ kHz} = 10 \text{ MHz}$

Figure 5-8. Status Frame for Oscillating Frequency Set Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Oscillation frequency setting result

CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING

- For the UART communication mode, read **6.6 Oscillating Frequency Set Command**.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.6 Oscillating** Frequency Set Command.
- For the 3-wire serial I/O communication mode (CSI), read 8.6 Oscillating Frequency Set Command.

5.5 Chip Erase Command

5.5.1 Description

This command is used to erase the entire contents of the flash memory. In addition, all of the information that is set by security setting processing can be initialized by chip erase processing, as long as erasure is not prohibited by the security setting (see **5.13 Security Set Command**).

5.5.2 Command frame and status frame

Figure 5-9 shows the format of a command frame for the Chip Erase command, and Figure 5-10 shows the status frame for the command.

Figure 5-9. Chip Erase Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	20H (Chip Erase)	Checksum	03H

Figure 5-10. Status Frame for Chip Erase Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Chip erase result

- For the UART communication mode, read **6.7 Chip Erase Command**.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.7 Chip Erase** Command.
- For the 3-wire serial I/O communication mode (CSI), read 8.7 Chip Erase Command.

5.6 Block Erase Command

5.6.1 Description

This command is used to erase the contents of blocks with the specified number in the flash memory, as long as erasure is not prohibited by the security setting (see **5.13 Security Set Command**).

5.6.2 Command frame and status frame

Figure 5-11 shows the format of a command frame for the Block Erase command, and Figure 5-12 shows the status frame for the command.

Figure 5-11. Block Erase Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	Command Information	SUM	ETX
01H	02H	22H (Block Erase)	BLK	Checksum	03H

Remark BLK: Number of block to be erased

Figure 5-12. Status Frame for Block Erase Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block erase result

- For the UART communication mode, read 6.8 Block Erase Command.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.8 Block Erase Command**.
- For the 3-wire serial I/O communication mode (CSI), read 8.8 Block Erase Command.

5.7 Programming Command

5.7.1 Description

This command is used to transmit data by the number of written bytes after the write start address and the write end address are transmitted. This command then writes the user program to the flash memory and verifies it internally.

The write start/end address can be set only in the block start/end address units.

If both of the status frames (ST1 and ST2) after the last data transmission indicate ACK, the V850ES/Jx2 firmware automatically executes internal verify. Therefore, the Status command for this internal verify must be transmitted.

5.7.2 Command frame and status frame

Figure 5-13 shows the format of a command frame for the Programming command, and Figure 5-14 shows the status frame for the command.

Figure 5-13. Programming Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ		Command Information				SUM	ETX	
01H	07H	40H (Programming)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Write start addresses

EAH, EAM, EAL: Write end addresses

Figure 5-14. Status Frame for Programming Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

5.7.3 Data frame and status frame

Figure 5-15 shows the format of a frame that includes data to be written, and Figure 5-16 shows the status frame for the data.

Figure 5-15. Data Frame to Be Written (from Programmer to V850ES/Jx2)

STX	LEN	Data	SUM	ETX/ETB
02H	00H to FFH (00H = 256)	Write Data	Checksum	03H/17H

Remark Write Data: User program to be written

Figure 5-16. Status Frame for Data Frame (from V850ES/Jx2 to Programmer)

STX	LEN	Data		SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result

ST2 (b): Write result

5.7.4 Completion of transferring all data and status frame

Figure 5-17 shows the status frame after transfer of all data is completed.

Figure 5-17. Status Frame After Completion of Transferring All Data (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify result

- For the UART communication mode, read 6.9 Programming Command.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.9 Programming Command**.
- For the 3-wire serial I/O communication mode (CSI), read 8.9 Programming Command.

5.8 Verify Command

5.8.1 Description

This command is used to compare the data transmitted from the programmer with the data read from the V850ES/Jx2 (read level) in the specified address range, and check whether they match.

The verify start/end address can be set only in the block start/end address units.

5.8.2 Command frame and status frame

Figure 5-18 shows the format of a command frame for the Verify command, and Figure 5-19 shows the status frame for the command.

Figure 5-18. Verify Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ		Command Information				SUM	ETX	
01H	07H	13H (Verify)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Verify start addresses

EAH, EAM, EAL: Verify end addresses

Figure 5-19. Status Frame for Verify Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

5.8.3 Data frame and status frame

Figure 5-20 shows the format of a frame that includes data to be verified, and Figure 5-21 shows the status frame for the data.

Figure 5-20. Data Frame of Data to Be Verified (from Programmer to V850ES/Jx2)

STX	LEN	Data	SUM	ETX/ETB
02H	00H to FFH (00H = 256)	Verify data	Checksum	03H/17H

Remark Verify Data: User program to be verified

Figure 5-21. Status Frame for Data Frame (from V850ES/Jx2 to Programmer)

STX	LEN	Data		SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result

ST2 (b): Verify result^{Note}

Note Even if a verify error occurs in the specified address range, ACK is always returned as the verify result. The status of all verify errors are reflected in the verify result for the last data. Therefore, the occurrence of verify errors can be checked only when all the verify processing for the specified address range is completed.

- For the UART communication mode, read **6.10 Verify Command**.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.10 Verify Command**.
- For the 3-wire serial I/O communication mode (CSI), read 8.10 Verify Command.

5.9 Block Blank Check Command

5.9.1 Description

This command is used to check if a block in the flash memory, with a specified block number, is blank (erased state).

5.9.2 Command frame and status frame

Figure 5-22 shows the format of a command frame for the Block Blank Check command, and Figure 5-23 shows the status frame for the command.

Figure 5-22. Block Blank Check Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	Command Information	SUM	ETX
01H	02H	32H (Block Blank Check)	BLK	Checksum	03H

Remark BLK: Number of block to be checked for blank

Figure 5-23. Status Frame for Block Blank Check Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block blank check result

- For the UART communication mode, read 6.11 Block Blank Check Command.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.11 Block Blank** Check Command.
- For the 3-wire serial I/O communication mode (CSI), read 8.11 Block Blank Check Command.

5.10 Silicon Signature Command

5.10.1 Description

This command is used to read the write protocol information (silicon signature) of the device.

If the programmer supports a programming protocol that is not supported in the V850ES/Jx2, for example, execute this command to select an appropriate protocol in accordance with the values of the second and third bytes.

5.10.2 Command frame and status frame

Figure 5-24 shows the format of a command frame for the Silicon Signature command, and Figure 5-25 shows the status frame for the command.

Figure 5-24. Silicon Signature Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	C0H (Silicon Signature)	Checksum	03H

Figure 5-25. Status Frame for Silicon Signature Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

5.10.3 Silicon signature data frame

Figure 5-26 shows the format of a frame that includes silicon signature data.

Figure 5-26. Silicon Signature Data Frame (from V850ES/Jx2 to Programmer)

STX	LEN		Data				ETX
02H	n	VEN	EXT	FNC	Invalid data	Checksum	03H

Remarks 1. n (LEN): Data length

VEN: Vendor code (NEC: 10H)

EXT: Extension code FNC: Function information

INVALID DATA: Invalid data of 90 to 198-byte length.

2. For the vendor code (VEN), extension code (EXT) and function information (FNC), the highest bit is used as an odd parity. The following shows an example.

Table 5-1. Example of Silicon Signature Data

Field	Contents	Length (Byte)	Example of Silicon Signature Data Note	Actual Value
VEN Vendor code (NEC)		1	10H (00010000B)	10H
EXT Extension code (fixed)		1	7FH (01111111B)	7FH
FNC Function information (fixed)		1	40H (01000000B)	40H

Note The shaded bit is an odd parity (the value to adjust the number of "1" in a byte).

CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING

- For the UART communication mode, read 6.12 Silicon Signature Command.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.12 Silicon** Signature Command.
- For the 3-wire serial I/O communication mode (CSI), read 8.12 Silicon Signature Command.

5.11 Version Get Command


5.11.1 Description

This command is used to acquire information on the V850ES/Jx2 device version and firmware version.

Use this command when the programming parameters must be changed in accordance with the V850ES/Jx2 firmware version.

Caution The firmware version may be updated during firmware update that does not affect the change of flash programming parameters (at this time, update of the firmware version is not reported).

Example Firmware version and reprogramming parameters



5.11.2 Command frame and status frame

Figure 5-28 shows the format of a command frame for the Version Get command, and Figure 5-29 shows the status frame for the command.

Figure 5-28. Version Get Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	C5H (Version Get)	Checksum	03H

Figure 5-29. Status Frame for Version Get Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

5.11.3 Version data frame

Figure 5-30 shows the data frame of version data.

Figure 5-30. Version Data Frame (from V850ES/Jx2 to Programmer)

STX	LEN		Data					SUM	ETX
02H	06H	DV1	DV2	DV3	FV1	FV2	FV3	Checksum	03H

Remark DV1: Integer of device version

DV2: First decimal place of device version DV3: Second decimal place of device version

FV1: Integer of firmware version

FV2: First decimal place of firmware version FV3: Second decimal place of firmware version

- For the UART communication mode, read **6.13 Version Get Command**.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.13 Version Get Command**.
- For the 3-wire serial I/O communication mode (CSI), read **8.13 Version Get Command**.

5.12 Checksum Command

5.12.1 Description

This command is used to acquire the checksum data in the specified area.

For the checksum calculation start/end address, specify a fixed address in block units (2 KB) starting from the top of the flash memory.

Checksum data is obtained by sequentially subtracting data in the specified address range from the initial value (00H) in 1-byte units.

5.12.2 Command frame and status frame

Figure 5-31 shows the format of a command frame for the Checksum command, and Figure 5-32 shows the status frame for the command.

Figure 5-31. Checksum Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ		Command Information				SUM	ETX	
01H	07H	B0H (Checksum)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Checksum calculation start addresses

EAH, EAM, EAL: Checksum calculation end addresses

Figure 5-32. Status Frame for Checksum Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

5.12.3 Checksum data frame

Figure 5-33 shows the format of a frame that includes checksum data.

Figure 5-33. Checksum Data Frame (from V850ES/Jx2 to Programmer)

STX	LEN	Da	ata	SUM	ETX
02H	02H	CK1	CK2	Checksum	03H

Remark CK1: Higher 8 bits of checksum data

CK2: Lower 8 bits of checksum data

- For the UART communication mode, read 6.14 Checksum Command.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.14 Checksum Command**.
- For the 3-wire serial I/O communication mode (CSI), read 8.14 Checksum Command.

5.13 Security Set Command

5.13.1 Description

This command is used to perform security settings (enable or disable of write, block erase, and chip erase). By performing these settings with this command, rewriting of the flash memory by an unauthorized party can be restricted.

Caution Once the security setting is performed, additional setting to the security flags or changing of the setting from disable to enable will no longer be possible. If such settings are attempted, a Write error (1CH) will occur. To re-set the security flag, all the security flags must be initialized by executing the Chip Erase command (the Block Erase command cannot be used to initialize the security flags). If chip erase has been disabled, however, chip erase itself will be impossible and so the settings cannot be erased from the programmer. Re-confirmation of security setting execution is therefore recommended before disabling chip erase, due to this programmer specification.

5.13.2 Command frame and status frame

Figure 5-34 shows the format of a command frame for the Security Set command, and Figure 5-35 shows the status frame for the command.

The Security Set command frame includes the block number field and page number field but these fields do not have any particular usage, so set these fields to 00H.

Figure 5-34. Security Set Command Frame (from Programmer to V850ES/Jx2)

SOH	LEN	СОМ	Command Information		SUM	ETX
01H	03H	A0H (Security Set)	00H (fixed)	00H (fixed)	Checksum	03H

Remark BLK. PAG: Fixed to 00H

Figure 5-35. Status Frame for Security Set Command (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

5.13.3 Data frame and status frame

Figure 5-36 shows the format of a security data frame, and Figure 5-37 shows the status frame for the data.

Figure 5-36 Security Data Frame (from Programmer to V850ES/Jx2)

STX	LEN	Data	SUM	ETX
02H	01H	FLG	Checksum	03H

Remark FLG: Security flag

Figure 5-37. Status Frame for Security Data Writing (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (b)	Checksum	03H

Remark ST1 (b): Security data write result

5.13.4 Internal verify check and status frame

Figure 5-38 shows the status frame for internal verify check.

Figure 5-38. Status Frame for Internal Verify Check (from V850ES/Jx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify result

The following table shows the contents in the security flag field.

Table 5-2. Contents of Security Flag Field

Item	Contents
Bit 7	Fixed to "1"
Bit 6	
Bit 5	
Bit 4	
Bit 3	
Bit 2	Programming disable flag (1: Enables programming, 0: Disable programming)
Bit 1	Block erase disable flag (1: Enables block erase, 0: Disable block erase)
Bit 0	Chip erase disable flag (1: Enables chip erase, 0: Disable chip erase)

The following table shows the relationship between the security flag field settings and the enable/disable status of each operation.

Table 5-3. Security Flag Field and Enable/Disable Status of Each Operation


Operating Mode	Flash Memory Programming Mode			Self-Programming Mode
Command Security	Command Operation After Security Setting √: Execution possible, ×: Execution impossible			All commands can be executed regardless of the security setting
Setting Item	Programming	Chip Erase	Block Erase	values
Disable programming	×	V	×	Only retention of security setting values is possible
Disable chip erase	\checkmark	×	×	
Disable block erase	$\sqrt{}$	V	×	

CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING


- For the UART communication mode, read 6.15 Security Set Command.
- For the 3-wire serial I/O communication mode with handshake supported (CSI + HS), read **7.15 Security Set Command**.
- For the 3-wire serial I/O communication mode (CSI), read 8.15 Security Set Command.

CHAPTER 6 UART COMMUNICATION MODE


6.1 Command Frame Transmission Processing Flowchart



6.2 Data Frame Transmission Processing Flowchart




6.3 Data Frame Reception Processing Flowchart



6.4 Reset Command

6.4.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

6.4.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command processing starts (wait time tcom).
- <2> The low level is output (data 00H is transmitted at 9,600 bps).
- <3> Wait state (wait time t12).
- <4> The low level is output (data 00H is transmitted at 9,600 bps).
- <5> Wait state (wait time t2c).
- <6> The Reset command is transmitted by command frame transmission processing.
- <7> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twro(MAX.)).
- <8> The status code is checked.

When ST1 = ACK: Normal completion [A]


When ST1 \neq ACK: The retry count (trs) is checked.

The sequence is re-executed from <5> if the retry count is not over. If the retry count is over, the processing ends abnormally [B].

6.4.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the V850ES/Jx2 has been established.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.

6.4.4 Flowchart



6.4.5 Sample program


The following shows a sample program for Reset command processing.

```
* /
/* Reset command
                                             * /
... error code
u16 fl_ua_reset(void)
   u16
      rc;
   u32
      retry;
                    // change to 9600bps
   set_uart0_br(BR_9600);
                     // wait
   fl_wait(tCOM_UA);
   putc_ua(0x00);
                     // send 0x00 @ 9600bps
   fl_wait(t12);
                     // wait
   putc_ua(0x00);
                     // send 0x00 @ 9600bps
   for (retry = 0; retry < tRS; retry++) {</pre>
       fl_wait(t2C); // wait
       rc = get_sfrm_ua(fl_ua_sfrm, tWT0_MAX);
       if (rc == FLC_DFTO_ERR) // t.o. ?
            break;
                         // yes // case [C]
       if (rc == FLC_ACK) {
                         // ACK ?
            break;
                         // yes // case [A]
       }
       else{
            NOP();
       }
       //continue;
                              // case [B] (if exit from loop)
//
  switch(rc) {
//
//
       case FLC_NO_ERR: return rc; break; // case [A]
//
       case FLC_DFTO_ERR: return rc; break; // case [C]
//
       default:
                     return rc; break; // case [B]
//
  }
   return rc;
}
```

6.5 Baud Rate Set Command

6.5.1 Processing sequence chart

Baud Rate Set command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).


6.5.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Baud Rate Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until Reset command transmission (wait time twr10).
- <4> The Reset command is transmitted by command frame transmission processing.
- <5> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time $t_{\mathtt{WTO}}(\mathtt{MAX.})$).
- <6> Since the status code should be ACK, the processing ends normally [A].

6.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the synchronization of the UART communication speed has been established between the programmer and the V850ES/Jx2.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Data frame reception was timed out. With the V850ES/Jx2, this command also results in errors in the following cases.
			Command information (parameter) is invalid
			The command frame includes the checksum error
			The data length of the command frame (LEN) is invalid
			The footer of the command frame (ETX) is missing
			The Reset command was not detected after setting the baud
			rate and receiving command frame data for 16 times.

6.5.4 Flowchart



6.5.5 Sample program


The following shows a sample program for Baud Rate Set command processing.

```
* /
                                             */
/* Set baudrate command
                                             * /
/* [i] u8 brid ... baudrate ID
                                             * /
/* [r] u16
         ... error code
                                             * /
u16 fl_ua_setbaud(u8 brid)
   u16
      rc;
   u8
      br;
   u32
      retry;
   switch(brid) {
       default:
       case BR_9600:
                     br = 0x03; break;
       case BR_19200:
                     br = 0x04; break;
                     br = 0x05;
       case BR_31250:
                              break;
       case BR_38400:
                     br = 0x06; break;
        case BR_76800:
                     br = 0x07; break;
       case BR_153600: br = 0x08;
                              break;
   }
   fl_cmd_prm[0] = br; // "D01"
   fl_wait(tCOM_UA); // wait before sending command
   put_cmd_ua(FL_COM_SET_BAUDRATE, 2, fl_cmd_prm); // send "Baudrate Set" command
   set_flbaud(brid);
                     // change baud-rate
   set_uart0_br(brid);
                    // change baud-rate (h.w.)
   retry = tRS;
   while(1){
        fl_wait(tWT10);
       rc = get_sfrm_ua(fl_ua_sfrm, tWT0_MAX);
                                       // get status frame
        if (rc) {
            if (retry--)
                 continue;
            else
                 return rc;
        }
```

6.6 Oscillating Frequency Set Command

6.6.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



6.6.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.


 If a time-out occurs, a time-out error [C] is returned (time-out time twt9 (MAX.)).
- <4> The status code is checked.

When ST1 = ACK: Normal completion [A]
When ST1 ≠ ACK: Abnormal termination [B]

6.6.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the V850ES/Jx2.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.

6.6.4 Flowchart



6.6.5 Sample program


The following shows a sample program for Oscillating Frequency Set command processing.

```
/*
                                               * /
                                               * /
/* Set Flash device clock value command
                                               * /
* /
/* [i] u8 clk[4] ... frequency data(D1-D4)
                                               * /
/* [r] u16
           ... error code
fl_ua_setclk(u8 clk[])
{
   u16 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
   fl_wait(tCOM_UA);
                      // wait before sending command
   put_cmd_ua(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm);
   rc = get_sfrm_ua(fl_ua_sfrm, tWT9_MAX); // get status frame
//
  switch(rc) {
//
//
        case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_DFTO_ERR: return rc; break; // case [C]
//
        default:
                      return rc; break; // case [B]
//
   }
   return rc;
}
```

6.7 Chip Erase Command

6.7.1 Processing sequence chart

Chip Erase command processing sequence



6.7.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time $twr1 \, (MAX.)$).
- <4> The status code is checked.

When ST1 = ACK: Normal completion [A]
When ST1 ≠ ACK: Abnormal termination [B]

6.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	WWV1 error	08H	An erase error has occurred.
	EWV1 error	0BH	
	EWV2 error	0CH	
	EWV3 error	0DH	
	Compaction search error	13H	
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.

6.7.4 Flowchart



6.7.5 Sample program


The following shows a sample program for Chip Erase command processing.

```
/*
                                       * /
                                       * /
/* Erase all(chip) command
                                       * /
/* [r] u16 ... error code
u16
      fl_ua_erase_all(void)
{
  u16 rc;
  put_cmd_ua(FL_COM_ERASE_CHIP, 1, fl_cmd_prm); // send ERASE CHIP command
  rc = get_sfrm_ua(fl_ua_sfrm, tWT1_MAX); // get status frame
//
  switch(rc) {
//
      case FLC_NO_ERR: return rc; break; // case [A]
//
      case FLC_DFTO_ERR: return rc; break; // case [C]
//
      default:
                  return rc; break; // case [B]
//
  }
  return rc;
}
```

6.8 Block Erase Command

6.8.1 Processing sequence chart

Block Erase command processing sequence



6.8.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr2 (MAX.)).

<4> The status code is checked.

When ST1 = ACK: When the block erase for all of the specified blocks is not yet completed, processing

changes the block number and re-executes the sequence from <1>.

When the block erase for all of the specified blocks is completed, the processing ends


normally [A].

When ST1 ≠ ACK: Abnormal termination [B]

6.8.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal	Parameter error	05H	The block number is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Write, block erase, or chip erase is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	WWV1 error	08H	An erase error has occurred.
	EWV1 error	0BH	
	EWV2 error	0CH	
	EWV3 error	0DH	
	Compaction search error	13H	
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		-	The status frame was not received within the specified time.

6.8.4 Flowchart



6.8.5 Sample program


The following shows a sample program for Block Erase command processing for one block.

```
/*
                                               * /
                                               * /
/* Erase block command
                                               * /
/* [i] u8 block
                                               * /
            ... block number
                                               * /
/* [r] u16
            ... error code
fl_ua_erase_blk(u8 block)
   u16
       rc;
   u32 wt2_max;
   fl_cmd_prm[0] = block; // BLK
   wt2_max = get_wt2_max(get_block_size(block));
   fl_wait(tCOM_UA);
                     // wait before sending command
   put_cmd_ua(FL_COM_ERASE_BLOCK, 2, fl_cmd_prm); // send ERASE CHIP command
   rc = get_sfrm_ua(fl_ua_sfrm, wt2_max); // get status frame
   switch(rc) {
//
//
//
        case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_DFTO_ERR: return rc; break; // case [C]
//
        default:
                     return rc; break; // case [B]
//
  }
   return rc;
}
```

6.9 Programming Command

6.9.1 Processing sequence chart

Programming command processing sequence



6.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time $twm3 \, (MAX.)$).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>.

When ST1 ≠ ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tfp3).
- <6> User data is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until data frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twl4 (MAX.)).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 ≠ ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.

- When ST2 = ACK: Proceeds to <9> when transmission of all data frames is completed.
 If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.
- When ST2 ≠ ACK: Abnormal termination [D]
- <9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time twt5 (MAX.)).


<10> The status code is checked.

When ST1 = ACK: Normal completion [A]
When ST1 ≠ ACK: Abnormal termination [E]

6.9.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	Write is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	0]	-	The status frame was not received within the specified time.
Abnormal termination [D]	WWV1 error	08H (ST2)	A write error has occurred.
	Sequencer error	16H	A sequencer error has occurred.
Abnormal termination [E]	EWV4 error	11H	An internal verify error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

6.9.4 Flowchart



6.9.5 Sample program

The following shows a sample program for Programming command processing.


```
* /
/* Write command
                                          */
                                          * /
/* [i] u32 top
            ... start address
/* [i] u32 bottom ... end address
                                          * /
       ... error code
                                          * /
/* [r] u16
/****************************
#define
          fl_st2_ua (fl_ua_sfrm[OFS_STA_PLD+1])
u16 fl_ua_write(u32 top, u32 bottom)
{
  u16 rc;
  u32 send_head, send_size;
  bool is_end;
  u32
      wt5_max;
   set params
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  wt5_max = get_wt5_max(bottom - top + 1);
   send command & check status
   /****************
  fl_wait(tCOM);
                    // wait before sending command
  put_cmd_ua(FL_COM_WRITE, 7, fl_cmd_prm); // send "Programming" command
  rc = get_sfrm_ua(fl_ua_sfrm, tWT3_MAX); // get status frame
  switch(rc) {
       case FLC_NO_ERR:
                            break; // continue
       case FLC_DFTO_ERR: return rc; break; // case [C]
                   return rc; break; // case [B]
       default:
   }
   /***********************************
       send user data
   send_head = top;
       while(1){
```

```
// make send data frame
          if ((bottom - send_head) > 256){ // rest size > 256 ?
                is_end = false;
                                        // yes, not is_end frame
                send_size = 256;
                                        // transmit size = 256 byte
          }
          else{
                is_end = true;
                send_size = bottom - send_head + 1;  // transmit size = (bottom -
                                                     // send_head)+1 byte
          }
          memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set data frame
                                                           // payload
          send_head += send_size;
          fl_wait(tFD3);
                                               // wait before sending data frame
          put_dfrm_ua(send_size, fl_txdata_frm, is_end); // send user data
          rc = get_sfrm_ua(fl_ua_sfrm, tWT4_MAX);
                                                   // get status frame
          switch(rc) {
                      case FLC_NO_ERR:
                                                     break; // continue
                      case FLC_DFTO_ERR: return rc; break; // case [C]
                      default:
                                        return rc;
                                                    break; // case [B]
          }
                                                     // ST2 = ACK ?
          if (fl_st2_ua != FLST_ACK) {
                      rc = decode_status(fl_st2_ua);
                                                     // No
                      return rc;
                                                     // case [D]
          }
          if (is_end)
                      break;
    Check internally verify
    /***************
    rc = get_sfrm_ua(fl_ua_sfrm, wt5_max);
                                                     // get status frame again
    switch(rc) {
//
          case FLC_NO_ERR: return rc; break; // case [A]
          case FLC_DFTO_ERR: return rc; break; // case [C]
                           return rc; break; // case [E]
          default:
    }
   return rc;
}
```

6.10 Verify Command

6.10.1 Processing sequence chart

Verify command processing sequence



6.10.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time t_{WT6} (MAX.)).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>.

When ST1 ≠ ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tfp3).
- <6> User data for verifying is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr7 (MAX.)).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 ≠ ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.


When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally [A].
 If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.

• When ST2 ≠ ACK: Abnormal termination [D]

6.10.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.
Abnormal	Verify error	0FH (ST2)	The verify has failed, or another error has occurred.
termination [D]	Sequencer error	16H	A sequencer error has occurred.

6.10.4 Flowchart



6.10.5 Sample program

The following shows a sample program for Verify command processing.


```
/*
                                 * /
                                 * /
/* Verify command
                                 * /
/* [i] u32 top
         ... start address
/* [i] u32 bottom ... end address
                                 * /
                                 * /
/* [r] u16 ... error code
/****************************
u16 fl_ua_verify(u32 top, u32 bottom)
  u16 rc;
  u32 send_head, send_size;
  bool is_end;
  /****************
    set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  /****************
    send command & check status
  /***************
  switch(rc) {
     case FLC_NO_ERR:
                     break; // continue
     case FLC_DFTO_ERR: return rc; break; // case [C]
     default:
               return rc; break; // case [B]
  }
  send user data
  send_head = top;
  while(1){
     // make send data frame
     if ((bottom - send_head) > 256){ // rest size > 256 ?
```

```
is_end = false;
                                   // yes, not is_end frame
                 send_size = 256; // transmit size = 256 byte
           }
           else{
                 is_end = true;
                 send_size = bottom - send_head + 1;  // transmit size =
                                                         // (bottom - send_head)+1 byte
                 }
           memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set data
                                                               // frame payload
           send_head += send_size;
           fl_wait(tFD3);
           put_dfrm_ua(send_size, fl_txdata_frm, is_end); // send user data
           rc = get_sfrm_ua(fl_ua_sfrm, tWT7_MAX); // get status frame
           switch(rc) {
                 case FLC_NO_ERR:
                                                  break; // continue
           //
                 case FLC_DFTO_ERR: return rc; break; // case [C]
                 default:
                                    return rc;
                                                  break; // case [B]
           if (fl_st2_ua != FLST_ACK) {
                                                         // ST2 = ACK ?
                                                       // No
                        rc = decode_status(f1_st2_ua);
                        return rc;
                                                         // case [D]
           if (is_end)
                                                  // send all user data ?
                                                  // yes
                 break;
           //continue;
    return FLC_NO_ERR; // case [A]
}
```

6.11 Block Blank Check Command

6.11.1 Processing sequence chart

Block Blank Check command processing sequence



6.11.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

 If a time-out occurs, a time-out error [C] is returned (time-out time twis (MAX.)).

<4> The status code is checked.

When ST1 = ACK: If the blank check for all of the specified blocks is not yet completed, processing

changes the block number and re-executes the sequence from <1>.

If the blank check for all of the specified blocks is completed, the processing ends


normally [A].

When ST1 ≠ ACK: Abnormal termination [B]

6.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal	Parameter error	05H	The block number is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	EWV4 error	11H	The specified block in the flash memory is not blank.
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.

6.11.4 Flowchart



6.11.5 Sample program

}


The following shows a sample program for Block Blank Check command processing for one block.

```
*/
                                         * /
/* Block blank check command
                                         * /
*/
/* [i] u8 block ... block number
        ... error code
                                         * /
/* [r] u16
fl_ua_blk_blank_chk(u8 block)
{
  u16
     rc;
  u32
     wt8_max;
  fl_cmd_prm[0] = block; // "BLK"
  wt8_max = get_wt8_max(get_block_size(block));
  fl_wait(tCOM_UA);
                       // wait before sending command
  put_cmd_ua(FL_COM_BLOCK_BLANK_CHK, 2, fl_cmd_prm);
  //
  switch(rc) {
//
//
      case
              FLC_NO_ERR: return rc; break; // case [A]
//
              FLC_DFTO_ERR: return rc; break; // case [C]
      case
                       return rc; break; // case [B]
//
      default:
//
  return rc;
```

6.12 Silicon Signature Command

6.12.1 Processing sequence chart

Silicon Signature command processing sequence



6.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time t_{WT11} (MAX.)).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>.

When ST1 ≠ ACK: Abnormal termination [B]

<5> A time-out check is performed until data frame (silicon signature data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time t_{FD2} (MAX.)).


<6> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

6.12.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame or data frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as silicon signature data does not match.

6.12.4 Flowchart



6.12.5 Sample program


The following shows a sample program for Silicon Signature command processing.

```
*/
                                    * /
/* Get silicon signature command
                                    * /
/* [i] u8 *sig ... pointer to signature save area
/* [r] u16 ... error code
                                    * /
u16      fl_ua_getsig(u8 *sig)
{
  u16 rc;
  put_cmd_ua(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm); // send GET SIGNATURE command
  switch(rc) {
      case FLC_NO_ERR:
                        break; // continue
     case FLC_DFTO_ERR: return rc; break; // case [C]
  //
      default:
                return rc; break; // case [B]
  }
  // if error
  if (rc) {
                    // case [D]
      return rc;
  memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);
                             // copy Signature data
  return rc;
                     // case [A]
}
```

6.13 Version Get Command

6.13.1 Processing sequence chart

Version Get command processing sequence



6.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time $twt12 \, (MAX.)$).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>.

When ST1 ≠ ACK: Abnormal termination [B]

<5> A time-out check is performed until data frame (version data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time t_{FD2} (MAX.)).


<6> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

6.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame or data frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as version data does not match.

6.13.4 Flowchart



6.13.5 Sample program


The following shows a sample program for Version Get command processing.

```
* /
                                       * /
/* Get device/firmware version command
                                       * /
/* [i] u8 *buf ... pointer to version date save area
/* [r] u16 ... error code
                                       * /
u16      fl_ua_getver(u8 *buf)
{
  u16 rc;
  fl_wait(tCOM_UA);
                      // wait before sending command
  put_cmd_ua(FL_COM_GET_VERSION, 1, fl_cmd_prm); // send GET VERSION command
  switch(rc) {
      case FLC_NO_ERR:
                              break; // continue
     case FLC_DFTO_ERR: return rc; break; // case [C]
  //
                      return rc; break; // case [B]
      default:
  }
  if (rc) {
                // case [D]
      return rc;
  }
  memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
  return rc;
                      // case [A]
}
```

6.14 Checksum Command

6.14.1 Processing sequence chart

Checksum command processing sequence



6.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time $twr16 \, (MAX.)$).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>.

When ST1 ≠ ACK: Abnormal termination [B]

<5> A time-out check is performed until data frame (checksum data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time t_{FD1} (MAX.)).


<6> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

6.14.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as version data does not match.

6.14.4 Flowchart



6.14.5 Sample program

}


The following shows a sample program for Checksum command processing.

```
* /
/* Get checksum command
                                          * /
                                          * /
/* [i] u16 *sum ... pointer to checksum save area
                                          * /
/* [i] u32 top ... start address
                                          * /
                                          * /
/* [i] u32 bottom ... end address
/* [r] u16 ... error code
                                          * /
fl_ua_getsum(u16 *sum, u32 top, u32 bottom)
{
  u16 rc;
  /****************
      set params
   // set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   send command
   /***********************************
                        // wait before sending command
  fl_wait(tCOM_UA);
  put_cmd_ua(FL_COM_GET_CHECK_SUM, 7, fl_cmd_prm); // send GET VERSION command
  rc = get_sfrm_ua(fl_ua_sfrm, tWT16_MAX);
                                // get status frame
  switch(rc) {
      case FLC_NO_ERR:
                                 break; // continue
      case FLC_DFTO_ERR: return rc; break; // case [C]
   //
                        return rc; break; // case [B]
       default:
  }
   /***********************************
  /* get data frame (Checksum data)
   /****************/
  // if no error,
  if (rc) {
                             // case [D]
      return rc;
   }
   *sum = (fl_rxdata_frm[OFS_STA_PLD] << 8) + fl_rxdata_frm[OFS_STA_PLD+1];
                                     // set SUM data
                             // case [A]
  return rc;
```

6.15 Security Set Command

6.15.1 Processing sequence chart

Security Set command processing sequence



6.15.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twm13 (MAX.)).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>.

When ST1 ≠ ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tfp3).
- <6> The data frame (security setting data) is transmitted by data frame transmission processing.
- <7> A time-out check is performed until status frame reception.

 If a time-out occurs, a time-out error [C] is returned (time-out time $t_{WT14} \, (MAX.)$).
- <8> The status code is checked.

When ST1 = ACK: Proceeds to <9>.

When ST1 ≠ ACK: Abnormal termination [D]

<9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time t_{WT15} (MAX.)).


<10> The status code is checked.

When ST1 = ACK: Normal completion [A]
When ST1 ≠ ACK: Abnormal termination [E]

6.15.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal	Parameter error	05H	Command information (parameter) is not 00H.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	The ID codes do not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Abnormal termination [D]	WWV1 error	08H	Security data is already set. A security data write error has occurred.
	Sequencer error	16H	A sequencer error has occurred.
Abnormal termination [E]	EWV4 error	11H	An internal verify error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

6.15.4 Flowchart



6.15.5 Sample program


The following shows a sample program for Security Set command processing.

```
* /
/* Set security flag command
                                        * /
                                        */
/* [i] u8 scf ... Security flag data
/* [r] u16 ... error code
                                        */
fl_ua_setscf(u8 scf)
{
  u16 rc;
  /***************
  /* set params
  /****************
  fl\_cmd\_prm[0] = 0x00;
                           // 1st byte must be 0x00
  fl_cmd_prm[1] = 0x00;
                           // 2nd byte must be 0x00
  fl_txdata_frm[0] = scf|= 0b11111000;
                   // "FLG" (upper 5bits must be '1' (to make sure))
  /***************/
  /* send command
  fl_wait(tCOM_UA);
                  // wait before sending command
  put_cmd_ua(FL_COM_SET_SECURITY, 3, fl_cmd_prm);
  switch(rc) {
      case FLC_NO_ERR:
                              break; // continue
      case FLC_DFTO_ERR: return rc; break; // case [C]
  //
                       return rc; break; // case [B]
      default:
  }
  /***************
     send data frame (security setting data) */
  /***********************************
  fl_wait(tFD3);
  put_dfrm_ua(1, fl_txdata_frm, true); // send security setting data
  switch(rc) {
      case FLC_NO_ERR:
                               break; // continue
      case FLC_DFTO_ERR:
                     return rc; break; // case [C]
                       return rc; break; // case [B]
      default:
  }
  /***********************************
     Check internally verify
  /****************
```


CHAPTER 6 UART COMMUNICATION MODE

CHAPTER 7 3-WIRE SERIAL I/O COMMUNICATION MODE WITH HANDSHAKE SUPPORTED (CSI + HS)


7.1 Command Frame Transmission Processing Flowchart



7.2 Data Frame Transmission Processing Flowchart




7.3 Data Frame Reception Processing Flowchart



7.4 Status Command

7.4.1 Processing sequence chart

Status command processing sequence



7.4.2 Description of processing sequence

<1> The Status command is transmitted by command frame transmission processing.

<2> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tsf(MAX.)).


<3> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 ≠ ACK: Abnormal termination [B]

7.4.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The status frame transmitted from the V850ES/Jx2 has been received normally.
Abnormal termination [B]	Command error	04H	An unsupported command or abnormal frame has been received.
	Parameter error	05H	Command information (parameter) is invalid.
	Checksum error	07H	The data of the frame transmitted from the programmer is abnormal.
	WWV1 error	08H	Write error
	EWV1 error	0BH	Erase error
	EWV2 error	0CH	
	EWV3 error	0DH	
	Verify error	0EH	A verify error has occurred for the data of the frame transmitted from the programmer.
		0FH	
	Protect error	10H	An attempt was made to execute processing prohibited by the Security Set command.
	EWV4 error	11H	Internal verify error/blank error
	Compaction search error	13H	Erase error
	Negative acknowledgment (NACK)	15H	Negative acknowledgment
_	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.

7.4.4 Flowchart



7.4.5 Sample program


The following shows a sample program for Status command processing.

```
/* Get status command (CSI-HS)
                                   * /
                                   */
/* [r] u16 ... decoded status or error code
/*
                                   */
                                   * /
/* (see fl.h/fl-proto.h &
     definition of decode_status() in fl.c)
static u16 fl_hs_getstatus(void)
  u16 rc;
  u32 	 retry = 0;
  if (rc)
     return rc; // case [C]
  if (hs_busy_to(tSF_MAX))
                 // HS-Busy t.o. ?
     return FLC_HSTO_ERR; // t.o. detected : case [C]
  if (rc = get_sfrm_hs(fl_rxdata_frm))
     return rc; // case [C] or [B(checksum error)]
  return rc; // case [A] or [B]
}
```

7.5 Reset Command

7.5.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

7.5.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).

<2> The Reset command is transmitted by command frame transmission processing.

<3> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT0} (MAX.)).

<4> The status frame is acquired by status check processing.

<5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]

When the processing ends abnormally: The sequence is re-executed from <1> if the retry count is not over.


If the retry count is over, the processing ends abnormally [B].

When a time-out error occurs: A time-out error [C] is returned.

7.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the V850ES/Jx2 has been established.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Status check processing timed out. Processing timed out due to the busy status at the HS pin.

7.5.4 Flowchart



7.5.5 Sample program


The following shows a sample program for Reset command processing.

```
/* Reset command (CSI-HS)
                                               */
                                               */
... error code
/* [r] u16
fl_hs_reset(void)
{
   u16 rc;
   u32 retry;
   for (retry = 0; retry < tRS; retry++){</pre>
        if (hs_busy_to(tCOM_MAX))
                               // t.o. detected :case [C]
             return FLC_HSTO_ERR;
        rc = put_cmd_hs(FL_COM_RESET, 1, fl_cmd_prm); // send "Reset" command
        if (rc)
            return rc; // case [C]
        if (hs_busy_to(tWT0_MAX))
            return FLC_HSTO_ERR;
                                    // t.o. detected :case [C]
        rc = fl_hs_getstatus();  // get status frame
        if (rc == FLC_ACK)
                           // ST1 = ACK ?
                           // case [A]
             break;
                           // case [B] (if exit from loop)
        //continue;
   }
// switch(rc) {
//
        case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_HSTO_ERR: return rc; break; // case [C]
//
                      return rc; break; // case [B]
       default:
//
   return rc;
}
```

7.6 Oscillating Frequency Set Command

7.6.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



7.6.2 Description of processing sequence

- <1> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.


 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twm9 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]
When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

7.6.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the V850ES/Jx2.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.

7.6.4 Flowchart



7.6.5 Sample program


The following shows a sample program for Oscillating Frequency Set command processing.

```
*/
/* Set Flash device clock value command (CSI-HS)
                                              */
                                             */
/* [i] u8 clk[4] ... frequency data(D1-D4)
/* [r] u16
            ... error code
u16
       fl_hs_setclk(u8 clk[])
{
   u16 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
   if (hs_busy_to(tCOM_MAX))
        return FLC_HSTO_ERR;
                        // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm))
                          // send "Oscilating Frequency Set" command
                          // case [C]
        return rc;
   if (hs_busy_to(tWT9_MAX))
       return FLC_HSTO_ERR;
                          // t.o. detected :case [C]
   rc = fl_hs_getstatus();
                          // get status frame
// switch(rc) {
//
       case FLC_NO_ERR: return rc; break; // case [A]
//
       case FLC_HSTO_ERR: return rc; break; // case [C]
//
                     return rc; break; // case [B]
       default:
   return rc;
}
```

7.7 Chip Erase Command

7.7.1 Processing sequence chart

Chip Erase command processing sequence



7.7.2 Description of processing sequence

- <1> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.


 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT1} (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]
When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

7.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	WWV1 error	08H	An erase error has occurred.
	EWV1 error	0BH	
	EWV2 error	0CH	
	EWV3 error	0DH	
	Compaction search error	13H	
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.

7.7.4 Flowchart



7.7.5 Sample program


The following shows a sample program for Chip Erase command processing.

```
*/
/* Erase all(chip) command (CSI-HS)
                                            * /
                                            */
/* [r] u16
            ... error code
fl_hs_erase_all(void)
{
  u16 rc;
   if (hs_busy_to(tCOM_MAX))
       return FLC_HSTO_ERR;
                             // t.o. detected
   if (rc = put_cmd_hs(FL_COM_ERASE_CHIP, 1, fl_cmd_prm))
                               // send "Chip Erase" command
                              // case [C]
       return rc;
   if (hs_busy_to(tWT1_MAX))
       return FLC_HSTO_ERR;
                       // case [C]
   rc = fl_hs_getstatus();
                              // get status frame
// switch(rc) {
//
       case FLC_NO_ERR: return rc; break; // case [A]
       case FLC_HSTO_ERR: return rc; break; // case [C]
//
//
       default:
                    return rc; break; // case [B]
//
  }
   return rc;
}
```

7.8 Block Erase Command

7.8.1 Processing sequence chart

Block Erase command processing sequence



7.8.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).

- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twr2 (MAX.)).

- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: When the block erase for all of the specified blocks is not yet

completed, processing changes the block number and re-executes

the sequence from <1>.

When the block erase for all of the specified blocks is completed,

the processing ends normally [A].


When the processing ends abnormally: Abnormal termination [B]

When a time-out error occurs: A time-out error [C] is returned.

7.8.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal	Parameter error	05H	The block number is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	WWV1 error	08H	An erase error has occurred.
	EWV1 error	0BH	
	EWV2 error	0CH	
	EWV3 error	0DH	
	Compaction search error	13H	
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.

7.8.4 Flowchart




7.8.5 Sample program


The following shows a sample program for Block Erase command processing for one block.

```
*/
/* Erase block command (CSI-HS)
                                                  */
/* [i] u8 block ... block number
/* [r] u16
           ... error code
/***************************
       fl_hs_erase_blk(u8 block)
{
   u16 rc;
   u32 wt2_max;
   fl_cmd_prm[0] = block;
                            // set param (BLK)
   wt2_max = get_wt2_max(get_block_size(block));
   if (hs_busy_to(tCOM_MAX))
        return FLC_HSTO_ERR;
                            // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_ERASE_BLOCK, 2, fl_cmd_prm))
                                  // send "Block Erase" command
        return rc;
                                  // case [C]
   if (hs_busy_to(wt2_max))
        return FLC_HSTO_ERR;
                                  // t.o. detected :case [C]
   rc = fl_hs_getstatus();
                                  // get status frame
//
  switch(rc) {
//
        case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_HSTO_ERR: return rc; break; // case [C]
//
                       return rc; break; // case [B]
        default:
// }
   return rc;
}
```

7.9 Programming Command

7.9.1 Processing sequence chart





7.9.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).

- <2> The Programming command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT3} (MAX.)).

- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

<6> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tfd3 (MAX.)).

- <7> User data is transmitted by data frame transmission processing.
- <8> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT4} (MAX.)).

- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).

When ST1 = abnormal termination: Abnormal termination [B]
When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.

- When ST2 ≠ ACK: Abnormal termination [D]
- When ST2 = ACK: Proceeds to <11> when transmission of all of the user data is completed.

If there still remain user data to be transmitted, the processing re-executes the sequence from <6>.

<11> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT5} (MAX.)).

- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]

(Indicating that the internal verify check has performed normally

after completion of write)

When the processing ends abnormally: Abnormal termination [E]

(Indicating that the internal verify check has not performed normally


after completion of write)

When a time-out error occurs: A time-out error [C] is returned.

7.9.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	Write is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	Time-out error [C]		Processing timed out due to the busy status at the HS pin.
Abnormal termination [D]	WWV1 error	08H (ST2)	A write error has occurred.
	Sequencer error	16H	A sequencer error has occurred.
Abnormal termination [E]	EWV4 error	11H	An internal verify error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

7.9.4 Flowchart



7.9.5 Sample program


The following shows a sample program for Programming command processing.


```
/*
                                               * /
/* Write command (CSI-HS)
                                               * /
... start address
/* [i] u32 top
                                               * /
/* [i] u32 bottom ... end address
                                               */
/* [r] u16
        ... error code
u16
      fl_hs_write(u32 top, u32 bottom)
{
   u16 rc;
   u32 send_head, send_size;
   bool is_end;
   u32 wt5_max;
   /***********************************
       set params
   /****************
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   wt5_max = get_wt5_max(bottom - top + 1);
   /***********************************
       send command & check status
   /****************
   if (hs_busy_to(tCOM_MAX))
        return FLC_HSTO_ERR; // t.o. detected
   if (rc = put_cmd_hs(FL_COM_WRITE, 7, fl_cmd_prm)) // send "Programming" command
       return rc;
                                        // t.o. detected
   if (hs_busy_to(tWT3_MAX))
        return FLC_HSTO_ERR;
                         // t.o. detected
   rc = fl_hs_getstatus();
                                // get status frame
   switch(rc) {
       case FLC_NO_ERR:
                                break; // continue
       case FLC_HSTO_ERR: return rc; break; // case [C]
   //
                     return rc; break; // case [B]
        default:
   }
   /***********************************
        send user data
   /************************************
   send_head = top;
   while(1){
        // make send data frame
        if ((bottom - send_head) > 256){ // rest size > 256 ?
             send_size = 256;
                                // transmit size = 256 byte
```

```
}
         else{
               is_end = true;
               send_size = bottom - send_head + 1;
                               // transmit size = (bottom - send_head)+1 byte
         }
         memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                               // set data frame payload
         send_head += send_size;
         if (hs_busy_to(tFD3_MAX)) // t.o. check before sending data frame
               return FLC_HSTO_ERR; // t.o. detected
         if (rc = put_dfrm_hs(send_size, fl_txdata_frm, is_end))
                                     // send user data
              return rc;
                                     // error detected
         if (hs_busy_to(tWT4_MAX))
               return FLC_HSTO_ERR;
                                 // t.o. detected
         rc = fl_hs_getstatus();
                                    // get status frame
         switch(rc) {
              case FLC_NO_ERR:
                                          break; // continue
               case FLC_HSTO_ERR: return rc; break; // case [C]
         //
               default: return rc; break; // case [B]
         }
         if (fl_st2 != FLST_ACK) {
                                           // ST2 = ACK ?
                                           // No
              rc = decode_status(fl_st2);
             return rc;
                                           // case [D]
         if (is_end)
                               // send all user data ?
               break;
                               // yes
    Check internally verify
   if (hs_busy_to(wt5_max))
         return FLC_HSTO_ERR;
                                     // t.o. detected
   rc = fl_hs_getstatus();
                                     // get status frame
// switch(rc) {
       case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_HSTO_ERR: return rc; break; // case [C]
//
        default: return rc; break; // case [B]
//
// }
   return rc;
}
```

7.10 Verify Command

7.10.1 Processing sequence chart





7.10.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).

- <2> The Verify command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT6} (MAX.)).

- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

<6> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{FD3} (MAX.)).

- <7> User data for verifying is transmitted by data frame transmission processing.
- <8> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT7} (MAX.)).

- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).

When ST1 = abnormal termination: Abnormal termination [B]

When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.

• When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally

[A].

If there still remain data frames to be transmitted, the processing re-executes


the sequence from <6>.

When ST2 ≠ ACK: Abnormal termination [D]

7.10.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	Time-out error [C]		Processing timed out due to the busy status at the HS pin.
Abnormal termination [D]	Verify error	0FH (ST2) 0EH	The verify has failed, or another error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

7.10.4 Flowchart



7.10.5 Sample program

The following shows a sample program for Verify command processing.


```
/* Verify command (CSI-HS)
                                      * /
                                      */
/* [i] u32 top
          ... start address
/* [i] u32 bottom ... end address
                                      * /
                                      * /
/* [r] u16
       ... error code
u16
     fl_hs_verify(u32 top, u32 bottom)
{
  u16 rc;
  u32 send_head, send_size;
  bool is_end;
  /****************
       set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  /***************/
      send command & check status
  if (hs_busy_to(tCOM_MAX))
      return FLC_HSTO_ERR; // t.o. detected
  if (rc = put_cmd_hs(FL_COM_VERIFY, 7, fl_cmd_prm)) // send "Verify" command
      return rc;
                      // error detected
  if (hs_busy_to(tWT6_MAX))
      return FLC_HSTO_ERR; // t.o. detected
  switch(rc) {
      case FLC_NO_ERR:
                         break; // continue
  //
      case FLC_HSTO_ERR: return rc; break; // case [C]
      default: return rc; break; // case [B]
  }
  /************************************
       send user data
```

```
send_head = top;
    while(1){
          // make send data frame
          if ((bottom - send_head) > 256){ // rest size > 256 ?
                is_end = false;
                                         // yes, not is_end frame
                send_size = 256;
                                         // transmit size = 256 byte
          }
          else{
                is_end = true;
                send_size = bottom - send_head + 1;
                                   // transmit size = (bottom - send_head)+1 byte
          memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                                   // set data frame payload
          send_head += send_size;
          if (hs_busy_to(tFD3_MAX))
                return FLC_HSTO_ERR;
                                    // t.o. detected
          if (rc = put_dfrm_hs(send_size, fl_txdata_frm, is_end))
                                         // send user data
                return rc;
                                         // error detected
          if (hs_busy_to(tWT7_MAX))
                return FLC_HSTO_ERR;
                                         // t.o. detected
          switch(rc) {
                case FLC_NO_ERR:
                                               break; // continue
                case FLC_HSTO_ERR: return rc;
          //
                                               break; // case [C]
                default:
                                  return rc; break; // case [B]
          }
          if (fl_st2 != FLST_ACK) {
                                                // ST2 = ACK ?
                                               // No
                rc = decode_status(f1_st2);
                return rc;
                                                // case [D]
          if (is_end)
                                  // send all user data ?
                break;
                                  // yes
    return FLC_NO_ERR; // case [A]
}
```

7.11 Block Blank Check Command

7.11.1 Processing sequence chart

Block Blank Check command processing sequence



7.11.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom(MAX.)).

- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT8} (MAX.)).

- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends abnormally: Abnormal termination [B]

When the processing ends normally:
If the blank check for all of the specified blocks is completed, the

processing ends normally [A].

If the blank check for all of the specified blocks is not yet completed, processing changes the block number and re-executes the


sequence from <1>.

When a time-out error occurs: A time-out error [C] is returned.

7.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal termination [B]	Parameter error	05H	The block number is out of range.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	EWV4 error	11H	The specified block in the flash memory is not blank.
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.

7.11.4 Flowchart



7.11.5 Sample program


The following shows a sample program for Block Blank Check command processing for one block.

```
*/
/* Block blank check command (CSI-HS)
                                                 */
/* [i] u16 block ... block number
/* [r] u16
            ... error code
/***************************
       fl_hs_blk_blank_chk(u8 block)
{
   u16 rc;
   u32 wt8_max;
   fl_cmd_prm[0] = block; // "BLK"
   wt8_max = get_wt8_max(get_block_size(block));
   if (hs_busy_to(tCOM_MAX))
        return FLC_HSTO_ERR; // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_BLOCK_BLANK_CHK, 2, fl_cmd_prm))
                            // send "Block Blank Check" command
        return rc:
                            // case [C]
   if (hs_busy_to(wt8_max))
        return FLC_HSTO_ERR; // t.o. detected :case [C]
   rc = fl_hs_getstatus();
                        // get status frame
// switch(rc) {
//
        case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_HSTO_ERR: return rc; break; // case [C]
                      return rc; break; // case [B]
//
        default:
   return rc;
}
```

7.12 Silicon Signature Command

7.12.1 Processing sequence chart

Silicon Signature command processing sequence



7.12.2 Description of processing sequence

- <1> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twrll (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]

When a time-out error occurs: A time-out error [C] is returned.

<6> A V850ES/Jx2 BUSY status is checked using the HS pin. If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{FD2} (MAX.)).


<7> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

7.12.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.
Data frame error [D]		-	The checksum of the data frame received as silicon signature data does not match.

7.12.4 Flowchart



7.12.5 Sample program

}


The following shows a sample program for Silicon Signature command processing.

```
* /
/* Get silicon signature command (CSI-HS)
                                                 * /
/* [i] u8 *sig... pointer to signature save area
/* [r] u16
         ... error code
u16
       fl_hs_getsig(u8 *sig)
      rc;
   u16
   if (hs_busy_to(tCOM_MAX))
        return FLC_HSTO_ERR; // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm))
                            // send "Silicon Signature" command
        return rc;
                            // error detected :case [C]
   if (hs_busy_to(tWT11_MAX))
        return FLC_HSTO_ERR;
                            // t.o. detected :case [C]
   switch(rc) {
                                break; // continue
        case FLC_NO_ERR:
        case FLC_HSTO_ERR: return rc; break; // case [C]
   //
        default:
                     return rc; break; // case [B]
   }
   if (hs_busy_to(tFD2_MAX))
        return FLC_HSTO_ERR; // t.o. detected :case [C]
   rc = get_dfrm_hs(fl_rxdata_frm); // get signature data
   switch(rc) {
        case FLC_NO_ERR:
                                break; // continue
        case FLC_HSTO_ERR: return rc; break; // case [C]
        default:
                      return rc; break; // case [D]
   memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);
        // copy Signature data
                            // case [A]
   return rc;
```

7.13 Version Get Command

7.13.1 Processing sequence chart

Version Get command processing sequence



7.13.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).

- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twt12 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]

When a time-out error occurs: A time-out error [C] is returned.

<6> A V850ES/Jx2 BUSY status is checked using the HS pin. If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{FD2} (MAX.)).


<7> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

7.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	Processing timed out due to the busy status at the HS pin.
Data frame error [D]		-	The checksum of the data frame received as version data does not match.

7.13.4 Flowchart



7.13.5 Sample program

}


The following shows a sample program for Version Get command processing.

```
/* Get device/firmware version command (CSI-HS)
                                             */
                                             */
/* [i] u8 *buf
            ... pointer to version date save area
/* [r] u16
            ... error code
fl_hs_getver(u8 *buf)
{
   u16 rc;
   if (hs_busy_to(tCOM_MAX))
       return FLC_HSTO_ERR; // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_GET_VERSION, 1, fl_cmd_prm))
                          // send "Version Get" command
                          // error detected :case [C]
       return rc;
   if (hs_busy_to(tWT12_MAX))
       return FLC_HSTO_ERR;
                          // t.o. detected :case [C]
   switch(rc) {
                               break; // continue
       case FLC_NO_ERR:
   //
       case FLC_HSTO_ERR: return rc; break; // case [C]
       default:
                     return rc; break; // case [B]
   }
   if (hs_busy_to(tFD2_MAX))
       return FLC_HSTO_ERR; // t.o. detected :case [C]
   switch(rc) {
       case FLC_NO_ERR:
                              break; // continue
       case FLC_HSTO_ERR: return rc; break; // case [C]
   //
       default:
                     return rc; break; // case [D]
   }
   memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
   return rc;
                          // case [A]
```

7.14 Checksum Command

7.14.1 Processing sequence chart

Checksum command processing sequence



7.14.2 Description of processing sequence

<1> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).

- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twt16 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]

When a time-out error occurs: A time-out error [C] is returned.

<6> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tfpl (MAX.)).


<7> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

7.14.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Processing timed out due to the busy status at the HS pin.
Data frame error [D]		_	The checksum of the data frame received as version data does not match.

7.14.4 Flowchart



7.14.5 Sample program


The following shows a sample program for Checksum command processing.

```
/* Get checksum command (CSI-HS)
                                                     * /
/* [i] u16 *sum ... pointer to checksum save area
                                                     */
                                                    */
/* [i] u32 top ... start address
/* [i] u32 bottom ... end address
                                                    */
         ... error code
fl_hs_getsum(u16 *sum, u32 top, u32 bottom)
u16
{
   u16
      rc:
   // set params
   set_range_prm(f1_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   if (hs_busy_to(tCOM_MAX))
        return FLC_HSTO_ERR;
                               // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_GET_CHECK_SUM, 7, fl_cmd_prm))
                                    // send "Checksum" command
         return rc;
                                    // error detected :case [C]
   if (hs_busy_to(tWT16_MAX))
         return FLC_HSTO_ERR;
                                    // t.o. detected :case [C]
   rc = fl_hs_getstatus();
                                    // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                    break; // continue
        case FLC_HSTO_ERR: return rc; break; // case [C]
         default: return rc; break; // case [B]
   }
   if (hs_busy_to(tFD1_MAX))
         return FLC_HSTO_ERR;
                              // t.o. detected :case [C]
   rc = get_dfrm_hs(fl_rxdata_frm);
                                    // get signature data
   switch(rc) {
         case FLC NO ERR:
                                    break; // continue
        case FLC_HSTO_ERR: return rc; break; // case [C]
                        return rc; break; // case [D]
         default:
   }
   *sum = (fl_rxdata_frm[OFS_STA_PLD] << 8) + fl_rxdata_frm[OFS_STA_PLD+1];
                               // set SUM data
   return rc;
                               // case [A]
}
```

7.15 Security Set Command

7.15.1 Processing sequence chart

Security Set command processing sequence



7.15.2 Description of processing sequence

- <1> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time tcom (MAX.)).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> A V850ES/Jx2 BUSY status is checked using the HS pin. If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{WT13} (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]

When a time-out error occurs: A time-out error [C] is returned.

- <6> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time t_{FD3} (MAX.)).
- <7> The data frame (security setting data) is transmitted by data frame transmission processing.
- <8> A V850ES/Jx2 BUSY status is checked using the HS pin.

 If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twT14 (MAX.)).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <11>.

When the processing ends abnormally: Abnormal termination [D]

When a time-out error occurs: A time-out error [C] is returned.

<11> A V850ES/Jx2 BUSY status is checked using the HS pin.

If a BUSY time-out occurs, a time-out error [C] is returned (time-out time twr15 (MAX.)).


- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]
When the processing ends abnormally: Abnormal termination [E]
When a time-out error occurs: A time-out error [C] is returned.

7.15.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal termination [B]	Parameter error	05H	The command information (parameter) is not 00H.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	The ID codes do not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Processing timed out due to the busy status at the HS pin.
Abnormal termination [D]	WWV1 error	08H	Security data is already set. A security data write error has occurred.
	Sequencer error	16H	A sequencer error has occurred.
Abnormal termination [E]	EWV4 error	11H	An internal verify error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

7.15.4 Flowchart



7.15.5 Sample program


The following shows a sample program for Security Set command processing.

```
/************************
                                                   * /
                                                   * /
/* Set security flag command (CSI-HS)
* /
/* [i] u8 scf
             ... Security flag data
/* [r] u16
              ... error code
/****************************
       fl_hs_setscf(u8 scf)
   u16 rc;
   fl\_cmd\_prm[0] = 0x00;
                             // 1st byte must be 0x00
   fl\_cmd\_prm[1] = 0x00;
                             // 2nd byte must be 0x00
   fl_txdata_frm[0] = scf |= 0b11111000;
                        // "FLG" (upper 5bits must be '1' (to make sure))
   if (hs_busy_to(tCOM_MAX))
       return FLC_HSTO_ERR; // t.o. detected :case [C]
   if (rc = put_cmd_hs(FL_COM_SET_SECURITY, 3, fl_cmd_prm))
                             // send "Security Set" command
        return rc;
                             // error detected :case [C]
   if (hs_busy_to(tWT13_MAX))
        return FLC_HSTO_ERR; // t.o. detected :case [C]
   switch(rc) {
        case FLC_NO_ERR:
                                  break; // continue
        case FLC_HSTO_ERR: return rc; break; // case [C]
        default: return rc; break; // case [B]
   }
   if (hs_busy_to(tFD3_MAX))
        return FLC_HSTO_ERR;
                           // t.o. detected :case [C]
   if (rc = put_dfrm_hs(1, fl_txdata_frm, true)) // send securithi setting data
                             // error detected :case [C]
        return rc;
   if (hs_busy_to(tWT14_MAX))
                           // t.o. detected :case [C]
        return FLC_HSTO_ERR;
```


```
rc = fl_hs_getstatus();
                                        // get status frame
    switch(rc) {
                                       break; // continue
         case FLC_NO_ERR:
    //
        case FLC_HSTO_ERR: return rc; break; // case [C]
          default:
                           return rc; break; // case [B]
    }
   if (hs_busy_to(tWT15_MAX))
          return FLC_HSTO_ERR;
                                       // t.o. detected
   rc = fl_hs_getstatus();
                                        // get status frame again
// switch(rc) {
//
         case FLC_NO_ERR: return rc; break; // case [A]
//
        case FLC_HSTO_ERR: return rc; break; // case [C]
         default:
                           return rc; break; // case [B]
//
// }
   return rc;
}
```

CHAPTER 8 3-WIRE SERIAL I/O COMMUNICATION MODE (CSI)


8.1 Command Frame Transmission Processing Flowchart



8.2 Data Frame Transmission Processing Flowchart




8.3 Data Frame Reception Processing Flowchart



8.4 Status Command

8.4.1 Processing sequence chart

Status command processing sequence



Note Applied specifications differ depending on the command executed.

8.4.2 Description of processing sequence

<1> The Status command is transmitted by command frame transmission processing.

<2> Waits from command transmission until status frame reception (wait time tsp).

<3> The status code is checked.

When ST1 = ACK: Normal completion [A]

When ST1 = BUSY: A time-out check is performed. The time-out time (twTn (MAX.)) is given as a

parameter for this processing.

If the processing is not timed out, the sequence is re-executed from <1>.


If a time-out occurs, a time-out error [C] is returned.

When ST1 ≠ ACK, BUSY: Abnormal termination [B]

8.4.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The status frame transmitted from the V850ES/Jx2 has been received normally.
Abnormal termination [B]	Command error	04H	An unsupported command or abnormal frame has been received.
	Parameter error	05H	Command information (parameter) is invalid.
	Checksum error	07H	The data of the frame transmitted from the programmer is abnormal.
	WWV1 error	08H	Write error
	EWV1 error	0BH	Erase error
	EWV2 error	0CH	
	EWV3 error	0DH	
	Verify error	0EH	A verify error has occurred for the data of the frame transmitted
		0FH	from the programmer.
	Protect error	10H	An attempt was made to execute processing prohibited by the Security Set command.
	EWV4 error	11H	Internal verify error/blank error
	Compaction search error	13H	Erase error
	Negative acknowledgment (NACK)	15H	Negative acknowledgment
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	After command transmission, the specified time has elapsed but a BUSY response is still returned.

8.4.4 Flowchart



8.4.5 Sample program

The following shows a sample program for Status command processing.


```
*/
/* Get status command (CSI)
                                                  */
                                                  * /
... decoded status or error code
/* [r] u16
/*
                                                  */
                                                  */
/* (see fl.h/fl-proto.h &
       definition of decode_status() in fl.c)
                                                  * /
static u16 fl_csi_getstatus(u32 limit)
{
   u16 rc;
   start_flto(limit);
   while(1){
        put_cmd_csi(FL_COM_GET_STA, 1, fl_cmd_prm); // send "Status" command frame
        fl_wait(tSF);
                                             // wait
        rc = get_sfrm_csi(fl_rxdata_frm);
                                             // get status frame
        switch(rc){
             case FLC_BUSY:
                   if (check_flto())
                                            // time out ?
                        return FLC_DFTO_ERR;
                                            // Yes, time-out // case [C]
                                             // No, retry
                   continue;
              default:
                                             // checksum error
                  return rc;
              case FLC_NO_ERR:
                                            // no error
                   break;
        if (fl_st1 == FLST_BUSY) { // ST1 = BUSY
             return FLC_DFTO_ERR; // Yes, time-out // case [C]
             continue;
                                  // No, retry
        }
        if (fl_rxdata_frm[OFS_LEN] == 2 && fl_st1 == FLST_ACK && fl_st2 ==
        FLST_BUSY) {
              if (check_flto())
                                  // time out ?
                   return FLC_DFTO_ERR; // Yes, time-out // case [C]
             continue;
        }
        break;
                            // ACK or other error (but BUSY)
   }
   rc = decode_status(fl_st1);
                             // decode status to return code
```

```
// switch(rc) {
//
// case FLC_NO_ERR: return rc; break; // case [A]
// default: return rc; break; // case [B]
// }
   return rc;
}
```

8.5 Reset Command

8.5.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

8.5.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Reset command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT0 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]

When the processing ends abnormally: The sequence is re-executed from <1> if the retry count is not over.


If the retry count is over, the processing ends abnormally [B].

When a time-out error occurs: A time-out error [C] is returned.

8.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the V850ES/Jx2 has been established.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	Status check processing timed out.

8.5.4 Flowchart



8.5.5 Sample program


The following shows a sample program for Reset command processing.

```
/* Reset command (CSI)
                                            * /
                                            */
... error code
/* [r] u16
fl_csi_reset(void)
{
  u16 rc;
   u32 retry;
   for (retry = 0; retry < tRS; retry++) {</pre>
                       // wait before sending command frame
       fl_wait(tCOM_CSI);
       put_cmd_csi(FL_COM_RESET, 1, fl_cmd_prm); // send "Reset" command frame
       fl wait(tWT0);
       if (rc == FLC_DFTO_ERR)
                              // timeout error ?
            break;
                              // yes // case [C]
       if (rc == FLC_ACK)
                              // Ack ?
           break;
                              // yes // case [A]
       //continue;
                                   // case [B] (if exit from loop)
  switch(rc) {
//
//
//
       case FLC_NO_ERR: return rc; break; // case [A]
       case FLC_DFTO_ERR: return rc; break; // case [C]
//
//
       default:
                    return rc; break; // case [B]
//
  }
  return rc;
```

8.6 Oscillating Frequency Set Command

8.6.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



8.6.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twr9 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]
When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

8.6.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the V850ES/Jx2.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame was not received within the specified time.

8.6.4 Flowchart



8.6.5 Sample program


The following shows a sample program for Oscillating Frequency Set command processing.

```
*/
/* Set Flash device clock value command (CSI)
                                            */
                                           */
/* [i] u8 clk[4] ... frequency data(D1-D4)
/* [r] u16
          ... error code
fl_csi_setclk(u8 clk[])
{
  u16 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
                             // wait before sending command frame
   fl_wait(tCOM_CSI);
   put_cmd_csi(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm);
                         // send "Oscillation Frequency Set" command
   fl_wait(tWT9);
   //
  switch(rc) {
//
//
       case FLC_NO_ERR:
                         return rc; break; // case [A]
                         return rc; break; // case [C]
//
       case FLC_DFTO_ERR:
//
                         return rc; break; // case [B]
       default:
// }
  return rc;
}
```

8.7 Chip Erase Command

8.7.1 Processing sequence chart

Chip Erase command processing sequence



8.7.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twr1 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]
When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

8.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	WWV1 error	08H	An erase error has occurred.
	EWV1 error	0BH	
	EWV2 error	0CH	
	EWV3 error	0DH	
	Compaction search error	13H	
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.

8.7.4 Flowchart



8.7.5 Sample program


The following shows a sample program for Chip Erase command processing.

```
/* Erase all(chip) command (CSI)
                                      * /
                                      */
/* [r] u16
         ... error code
fl_csi_erase_all(void)
{
  u16 rc;
                         // wait before sending command frame
  fl_wait(tCOM_CSI);
  put_cmd_csi(FL_COM_ERASE_CHIP, 1, fl_cmd_prm); // send "Chip Erase" command
  fl_wait(tWT1);
  // switch(rc) {
//
//
      case FLC_NO_ERR:
                     return rc; break; // case [A]
//
      case FLC_DFTO_ERR:
                     return rc; break; // case [C]
//
      default:
                      return rc; break; // case [B]
// }
  return rc;
}
```

8.8 Block Erase Command

8.8.1 Processing sequence chart

Block Erase command processing sequence



8.8.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> Waits until status frame acquisition (wait time twp2 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: When the block erase for all of the specified blocks is not yet

completed, processing changes the block number and re-executes

the sequence from <1>.

When the block erase for all of the specified blocks is completed,

the processing ends normally [A].


When the processing ends abnormally: Abnormal termination [B]

When a time-out error occurs: A time-out error [C] is returned.

8.8.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal	Parameter error	05H	The block number is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	WWV1 error	08H	An erase error has occurred.
	EWV1 error	0BH	
	EWV2 error	0CH	
	EWV3 error	0DH	
	Compaction search error	13H	
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.

8.8.4 Flowchart



8.8.5 Sample program


The following shows a sample program for Block Erase command processing for one block.

```
*/
                                         * /
/* Erase block command (CSI)
                                         */
/* [i] u8 block ... block number
/* [r] u16
           ... error code
fl_csi_erase_blk(u8 block)
{
  u16 rc;
  u32 wt2, wt2_max;
  fl_cmd_prm[0] = block; // set params
  wt2 = get_wt2(get_block_size(block));
  wt2_max = get_wt2_max(get_block_size(block));
  fl_wait(tCOM_CSI);
                            // wait before sending command frame
  fl_wait(wt2);
  rc = fl_csi_getstatus(wt2_max); // get status frame
//
  switch(rc) {
//
//
                        return rc; break; // case [A]
      case FLC_NO_ERR:
      case FLC_DFTO_ERR:
                       return rc; break; // case [C]
//
//
       default:
                        return rc; break; // case [B]
//
  }
  return rc;
```

8.9 Programming Command

8.9.1 Processing sequence chart

Programming command processing sequence



8.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twt3 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

- <6> Waits until the next data frame transmission (wait time tfd3 (MAX.)).
- <7> User data to be written to the V850ES/Jx2 flash memory is transmitted by data frame transmission processing.
- <8> Waits from data frame (user data) transmission until status check processing (wait time twr4 (MAX.)).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).

When ST1 = abnormal termination: Abnormal termination [B]
When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.

- When ST2 ≠ ACK: Abnormal termination [D]
- When ST2 = ACK: Proceeds to <11> when transmission of all of the user data is completed.

If there still remain user data to be transmitted, the processing re-executes the sequence from <6>.

- <11> Waits until status check processing (time-out time twr5 (MAX.)).
- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally: Normal completion [A]

(Indicating that the internal verify check has performed normally

after completion of write)

When the processing ends abnormally: Abnormal termination [E]

(Indicating that the internal verify check has not performed normally


after completion of write)

When a time-out error occurs: A time-out error [C] is returned.

8.9.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	Write is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	Time-out error [C]		The status frame was not received within the specified time.
Abnormal termination [D]	WWV1 error	08H (ST2)	A write error has occurred.
	Sequencer error	16H	A sequencer error has occurred.
Abnormal termination [E]	EWV4 error	11H	An internal verify error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

8.9.4 Flowchart



8.9.5 Sample program

The following shows a sample program for Programming command processing.


```
*/
/* Write command (CSI)
                                      * /
... start address
                                      * /
/* [i] u32 top
/* [i] u32 bottom ... end address
                                      */
          ... error code
/* [r] u16
fl_csi_write(u32 top, u32 bottom)
{
  u16 rc;
  u32 send_head, send_size;
  bool is_end;
  u32 wt5, wt5_max;
  // set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  wt5 = get_wt5(bottom - top + 1);
  wt5_max = get_wt5_max(bottom - top + 1);
  /***************
     send command & check status
  fl_wait(tCOM_CSI);
  fl_wait(tWT3);
  rc = fl_csi_getstatus(tWT3_MAX);
                              // get status frame
  switch(rc) {
      case FLC_NO_ERR:
                              break; // continue
     case FLC_DFTO_ERR: return rc; break; // case [C]
      default:
                      return rc; break; // case [B]
  }
  send user data
  /***************
  send_head = top;
  while(1){
      is_end = false;
                              // yes, not end frame
          send_size = 256;
                              // transmit size = 256 byte
      }
      else{
```

```
is_end = true;
               send_size = bottom - send_head + 1;
                                 // transmit size = (bottom - send_head)+1 byte
          }
         memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                                                   // set data frame payload
          send_head += send_size;
          fl_wait(tFD3);
                                             // wait before sending data frame
          put_dfrm_csi(send_size, fl_txdata_frm, is_end);
                                             // send data frame (user data)
                                             // wait
          fl_wait(tWT4);
                                          // get status frame
         rc = fl_csi_getstatus(tWT4_MAX);
          switch(rc) {
               case FLC_NO_ERR:
                                                   break; // continue
              case FLC_DFTO_ERR: return rc; break; // case [C]
               default:
                                      return rc; break; // case [B]
          if (fl_st2 != FLST_ACK) {
                                             // ST2 = ACK ?
                                             // No
               rc = decode_status(fl_st2);
              return rc;
                                             // case [D]
          }
         if (is_end)
                                      // send all user data ?
                                       // yes
               break;
         //continue;
    }
    /***************
         Check internally verify
    fl_wait(wt5);
                                       // wait
   rc = fl_csi_getstatus(wt5_max);
                                            // get status frame
// switch(rc) {
                                return rc; break; // case [A]
//
        case FLC_NO_ERR:
                                return rc; break; // case [C]
//
         case FLC_DFTO_ERR:
//
        default:
                                return rc; break; // case [E]
// }
   return rc;
}
```

8.10 Verify Command

8.10.1 Processing sequence chart

Verify command processing sequence



8.10.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twif (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the next data frame transmission (wait time tfp3).
- <7> User data for verifying is transmitted by data frame transmission processing.
- <8> Waits from data frame transmission until status check processing (wait time twr7 (MAX.)).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).

When ST1 = abnormal termination: Abnormal termination [B]

When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.

• When ST2 ≠ ACK: Abnormal termination [D]

• When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally

[A].


If there still remain data frames to be transmitted, the processing re-executes

the sequence from <6>.

8.10.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.
Abnormal termination [D]	Verify error	0FH (ST2) 0EH	The verify has failed, or another error has occurred.
	Sequencer error	16H	A sequencer error has occurred.

8.10.4 Flowchart



8.10.5 Sample program

The following shows a sample program for Verify command processing.


```
/* Verify command (CSI)
                                      * /
/* [i] u32 top
          ... start address
/* [i] u32 bottom ... end address
                                      * /
/* [r] u16
          ... error code
u16
     fl_csi_verify(u32 top, u32 bottom)
{
  u16 rc;
  u32 send_head, send_size;
  bool is_end;
  // set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  /****************
       send command & check status
  /***********************************
  fl_wait(tCOM_CSI);
  fl_wait(tWT6);
                              // get status frame
  rc = fl_csi_getstatus(tWT6_MAX);
  switch(rc) {
      case FLC_NO_ERR:
                              break; // continue
      case FLC_DFTO_ERR:
  //
                              break; // case [C]
                     return rc;
      default:
                     return rc; break; // case [B]
  }
  send user data
  send_head = top;
  while(1){
      is_end = false;
                              // yes, not end frame
          send_size = 256;
                              // transmit size = 256 byte
      }
```

```
else{
                is_end = true;
                send_size = bottom - send_head + 1;
                                  // transmit size = (bottom - send_head)+1 byte
          }
          memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                                              // set data frame payload
          send_head += send_size;
          fl_wait(tFD3);
                                               // wait before sending data frame
          put_dfrm_csi(send_size, fl_txdata_frm, is_end);
                                                         // send data frame
                                               // wait
          fl_wait(tWT7);
          switch(rc) {
                case FLC_NO_ERR:
                                                     break; // continue
                case FLC_DFTO_ERR:
                                                     break; // case [C]
                                        return rc;
                default:
                                        return rc; break; // case [B]
          if (fl_st2 != FLST_ACK) {
                                              // ST2 = ACK ?
                rc = decode_status(fl_st2);
                                              // No
                return rc;
                                               // case [D]
          }
          if (is_end)
                                        // send all user data ?
                                        // yes
                break;
          //continue;
    return FLC_NO_ERR; // case [A]
}
```

8.11 Block Blank Check Command

8.11.1 Processing sequence chart

Block Blank Check command processing sequence



8.11.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT8} (MAX.)).
- <4> The status frame is acquired by status check processing.

<5> The following processing is performed according to the result of status check processing.

When a time-out error occurs: A time-out error [C] is returned. When the processing ends abnormally: Abnormal termination [B]

processing changes the block number and re-executes the

sequence from <1>.


If the blank check for all of the specified blocks is completed, the

processing ends normally [A].

8.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal	Parameter error	05H	The block number is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	EWV4 error	11H	The specified block in the flash memory is not blank.
	Sequencer error	16H	A sequencer error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.

8.11.4 Flowchart



8.11.5 Sample program


The following shows a sample program for Block Blank Check command processing for one block.

```
* /
/* Block blank check command (CSI)
                                               */
/* [i] u8 block ... block number
/* [r] u16
          ... error code
fl_csi_blk_blank_chk(u8 block)
{
   u16 rc;
   u32 wt8, wt8_max;
   fl_cmd_prm[0] = block; // "BLK"
   wt8 = get_wt8(get_block_size(block));
   wt8_max = get_wt8_max(get_block_size(block));
   fl_wait(tCOM_CSI);
                                // wait before sending command frame
   put_cmd_csi(FL_COM_BLOCK_BLANK_CHK, 2, fl_cmd_prm);
                                 // send "Block Blank Check" command
   fl_wait(wt8);
   rc = fl_csi_getstatus(wt8_max); // get status frame
  switch(rc) {
//
//
//
       case FLC_NO_ERR:
                           return rc; break; // case [A]
//
        case FLC_DFTO_ERR:
                           return rc;
                                     break; // case [C]
//
        default:
                           return rc; break; // case [B]
// }
   return rc;
}
```

8.12 Silicon Signature Command

8.12.1 Processing sequence chart

Silicon Signature command processing sequence



8.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time $t_{\mathtt{WT11}}(\mathtt{MAX.})$).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.


- <6> Waits from the previous frame reception until the next command transmission (wait time tfp2).
- <7> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

8.12.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]			The status frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as silicon signature data does not match.

8.12.4 Flowchart



8.12.5 Sample program


The following shows a sample program for Silicon Signature command processing.

```
* /
/* Get silicon signature command (CSI)
                                          */
/* [i] u8 *sig
           ... pointer to signature save area
/* [r] u16
          ... error code
fl_csi_getsig(u8 *sig)
{
  u16 rc;
  fl_wait(tCOM_CSI);
                           // wait before sending command frame
  put_cmd_csi(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm);
                             // send "Silicon Signature" command
  fl_wait(tWT11);
  switch(rc) {
       case FLC_NO_ERR:
                                 break; // continue
      case FLC_DFTO_ERR: return rc; break; // case [C]
   //
       default:
                                 break; // case [B]
                        return rc;
   }
  fl_wait(tFD2_SIG);
                            // wait before getting data frame
  if (rc) {
                                     // if no error,
      return rc;
                             // case [D]
  }
  memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);
                                     // copy Signature data
  return rc;
                             // case [A]
}
```

8.13 Version Get Command

8.13.1 Processing sequence chart

Version Get command processing sequence



8.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT12 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.


- <6> Waits from the previous frame reception until the next command transmission (wait time tfp2).
- <7> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

8.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]			The status frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as version data does not match.

8.13.4 Flowchart



8.13.5 Sample program


The following shows a sample program for Version Get command processing.

```
* /
/* Get device/firmware version command (CSI)
                                    */
... pointer to version date save area
/* [i] u8 *buf
/* [r] u16
         ... error code
fl_csi_getver(u8 *buf)
{
  u16 rc;
  fl_wait(tCOM_CSI);
                        // wait before sending command frame
  fl_wait(tWT12);
  switch(rc) {
      case FLC_NO_ERR:
                             break; // continue
     case FLC_DFTO_ERR: return rc; break; // case [C]
  //
      default:
                             break; // case [B]
                     return rc;
  }
  fl_wait(tFD2_VG);
                        // wait before getting data frame
  if (rc){
                                 // if no error,
     return rc;
                         // case [D]
  memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
  return rc;
                         // case [A]
}
```

8.14 Checksum Command

8.14.1 Processing sequence chart

Checksum command processing sequence



8.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT16 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.


- <6> Waits from the previous frame reception until the next command transmission (wait time tfpl).
- <7> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

8.14.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is not the start/end address of the block.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	 A command other than the Status command was received during processing. Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	0]	_	The status frame was not received within the specified time.
Data frame error [D]		-	The checksum of the data frame received as version data does not match.

8.14.4 Flowchart



8.14.5 Sample program


The following shows a sample program for Checksum command processing.

```
/* Get checksum command (CSI)
                                  * /
                                  */
/* [i] u16 *sum ... pointer to checksum save area
/* [i] u32 top
         ... start address
                                  * /
/* [i] u32 bottom ... end address
                                  * /
/* [r] u16 ... error code
                                  * /
fl_csi_getsum(u16 *sum, u32 top, u32 bottom)
{
  u16 rc;
  u32 fd1;
  set params
  // set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  fd1 = get_fd1(bottom - top + 1);
  /***************/
     send command
  fl_wait(tCOM_CSI);
                       // wait before sending command frame
  fl_wait(tWT16);
  switch(rc) {
     case FLC_NO_ERR:
                      break; // continue
    case FLC_DFTO_ERR: return rc; break; // case [C]
  //
     default: return rc; break; // case [B]
  }
  get data frame (Checksum data)
  fl_wait(fd1);
  rc = get_dfrm_csi(fl_rxdata_frm); // get data frame(version data)
```

8.15 Security Set Command

8.15.1 Processing sequence chart

Security Set command processing sequence



8.15.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twm13 (MAX.)).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <6>.

When the processing ends abnormally: Abnormal termination [B]
When a time-out error occurs: A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the data frame transmission (wait time tfp3).
- <7> The data frame (security setting data) is transmitted by data frame transmission processing.
- <8> Waits from data frame transmission until status check processing (wait time twT14 (MAX.)).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing.

When the processing ends normally: Proceeds to <11>.

When the processing ends abnormally: Abnormal termination [D]

When a time-out error occurs: A time-out error [C] is returned.

- <11> Waits until status acquisition (completion of internal verify) (wait time twils (MAX.)).
- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.


When the processing ends normally: Normal completion [A] When the processing ends abnormally: Abnormal termination [E]

When a time-out error occurs: A time-out error [C] is returned.

8.15.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal	Parameter error	05H	The command information (parameter) is not 00H.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	The ID codes do not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	[]	-	The status frame was not received within the specified time.
Abnormal termination [D]	WWV1 error	08H	Security data is already set.A security data write error has occurred.
	Sequencer error	16H	A sequencer error has occurred.
Abnormal	EWV4 error	11H	An internal verify error has occurred.
termination [E]	Sequencer error	16H	A sequencer error has occurred.

8.15.4 Flowchart



8.15.5 Sample program

The following shows a sample program for Security Set command processing.

```
/* Set security flag command (CSI)
/* [i] u8 scf ... Security flag data
/* [r] u16
           ... error code
/***************************
     fl_csi_setscf(u8 scf)
  u16 rc;
  fl\_cmd\_prm[0] = 0x00;
                           // 1st byte must be 0x00
  fl\_cmd\_prm[1] = 0x00;
                           // 2nd byte must be 0x00
  fl_txdata_frm[0] = scf|= 0b11111000;
                   // "FLG" (upper 5bits must be '1' (to make sure))
  /***************
       send command
  // wait before sending command frame
  fl_wait(tCOM_CSI);
  put_cmd_csi(FL_COM_SET_SECURITY, 3, fl_cmd_prm); // send "Security Set" command
  fl_wait(tWT13);
                       // wait
  switch(rc) {
                               break; // continue
      case FLC_NO_ERR:
     case FLC_DFTO_ERR: return rc; break; // case [C]
      default:
                       return rc; break; // case [B]
  }
  /***************
  /* send data frame (security setting data) */
  /***************
  fl_wait(tFD3);
                       // wait before getting data frame
  put_dfrm_csi(1, fl_txdata_frm, true); // send data frame(Security data)
  fl_wait(tWT14);
```

```
switch(rc) {
                                 break; // continue
       case FLC_NO_ERR:
      case FLC_DFTO_ERR: return rc; break; // case [C]
       default:
                        return rc; break; // case [B]
   }
   /***********************************
      Check internally verify
                                  */
   /**************/
   fl_wait(tWT15);
  // switch(rc) {
                       return rc; break; // case [A]
      case FLC_NO_ERR:
//
      case FLC_DFTO_ERR: return rc; break; // case [C]
//
//
       default:
                        return rc; break; // case [B]
// }
  return rc;
}
```

CHAPTER 9 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS

9.1 Flash Memory Programming Mode Setting Time

<Operating clock (fx)>

The internal clock of the V850ES/Jx2 is changed according to the value of the oscillation frequency (fx) specified with the Oscillation Frequency Set command by the programmer.

When 2.0 MHz \leq fx \leq 5.0 MHz: fxx = fx \times 4 When 5.0 MHz < fx \leq 10.0 MHz: fxx = fx \times 2

Therefore, it is obtained by assigning fx until twt9 of the Oscillation Frequency Set command and assigning fxx after twt9.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	MIN.	TYP.	MAX.
VDD↑ to FLMD0/FLMD1↑	top	1 ms		
FLMD0/FLMD1↑ to RESET↑	t PR	2 ms		
Count start time from RESET [↑] to FLMD0 ^{Note 1}	tre	76,046/fx		
Count finish time from RESET↑ to FLMD0 ^{Note 1}	trpe			212,148/fx
FLMD0 counter high-level/low-level width	tpw	10 <i>μ</i> s		100 <i>μ</i> s
Wait for Read command (CSI/CSI + HS)	trc	231,630/fx		3 s
Wait for low-level data 1 (UART)	t _{R1}	231,630/fx		3 s
Wait for low-level data 2 (UART)	t ₂ C	30,000/fx		3 s
Wait for Read command (UART)	t 12	30,000/fx		3 s
Width of low-level data 1/2 ^{Note 2}	t _{L1} , t _{L2}		Note 2	
FLMD0 counter rise/fall time	_			1 <i>μ</i> s

Notes 1. (76,046/fx + 212,148/fx)/2 is recommended as the standard value for the FLMD0 pulse input timing.

2. The low-level width is the same as the 00H data width at 9,600 bps.

9.2 Programming Characteristics

Wait	Condition	Symbol	Serial I/F	MIN.	MAX.
Between data frame transmission/reception	Data frame reception	t DR	CSI	125/fx	3 s
			UART	125/fx	3 s
	Data frame transmission	t DT	CSI	127/fx	3 s
			UART	0	3 s
From Status command frame reception until status frame transmission	-	tsF	CSI	No	te 1
From status frame transmission until data frame transmission (1)	-	t _{FD1} Note 2	CSI	55,920/fx + 33,802/ fx × N	3 s
			UART	0	3 s
From status frame transmission until	-	t FD2	CSI	2,998/fx	3 s
data frame transmission (2)			UART	O ^{Note 2}	3 s
From status frame transmission until	-	tгрз	CSI	168/fx	3 s
data frame reception			UART	168/fx	3 s
From status frame transmission until	-	tсом	CSI	154/fx	3 s
command frame reception			UART	120/fx	3 s

Notes 1. tsF MIN. values and MAX. values for respective commands

Command	MIN.	MAX.
Reset, Oscillating Frequency Set, Checksum, Silicon Signature, Version Get	241/fx	3 s
Chip Erase	399/fx	3 s
Block Erase	428/fx	3 s
Programming	59,520/fx	3 s
Verify	4,656/fx	3 s
Block Blank Check	428/fx	3 s
Security Set	826/fx	3 s

^{2.} When continuous reception is enabled for the programmer

Remarks 1. N: Command execution block size (KB)

2. The waits are defined as follows.

, tcom>

The V850ES/Jx2 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer must transmit the next data between the MIN. and MAX. time after completion of the previous communication.

<tot, tsf, tfD1, tfD2>

The V850ES/Jx2 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer must receive the next data between the MIN. and MAX. time after completion of the previous communication.

Command	Symbol	Serial I/F	MIN.	MAX.
Reset	twтo	CSI	199/fx	3 s
		UART	Note	3 s
Chip Erase	twr1	_	[μPD70F3718, 70F3719, 70F3723, 70F3724] 159,944,112/fcx + 4083.2 ms	[μPD70F3718, 70F3719, 70F3723, 70F3724] 4,339,025,024/fcx + 24,906/fx + 175,918.4 ms
			[μPD70F3715, 70F3716, 70F3717, 70F3720, 70F3721, 70F3722] 96,266,820/fcx + 2462.4 ms	[μPD70F3715, 70F3716, 70F3717, 70F3720, 70F3721, 70F3722] 2,288,923,488/fcx + 22,018/fx + 106,230 ms
Block Erase	twr2	_	(5.2 ms + 125,147/fcx) + (6.25 ms + 246,784/fcx) × N	25,570/fx+ (282.9 ms + 1,836,104/fcx) + (267.8 ms + 3,619,584/fcx) × N
Programming	twтз	CSI	58,872/fx	3 s
		UART	Note	3 s
	twT4	-	971.3 μs + 29,818/fcx	49.5 ms + 367,079/fcx
	twT5	CSI	98,400/fcx × N	123,000/fcx × N
		UART	Note	123,000/fcx × N
Verify	t wт6	CSI	407/fcx	3 s
		UART	Note	3 s
	twT7	CSI	28,128/fx	3 s
		UART	Note	3 s
Block Blank Check	tw18	_	44,904/fox × N	(811,400 + 2,777,554 × N)/fcx + 21,611/fx
Oscillating	t wт9	CSI	6,199/fx + 2 ¹³ /fx	3 s
Frequency Set		UART	Note	3 s
Baud Rate Set	t wT10	UART	4,488/fx	3 s
Silicon Signature	twr11	CSI	557/fx	3 s
		UART	Note	3 s
Version Get	t WT12	CSI	570/fx	3 s
		UART	Note	3 s
Security Set	t wт13	CSI	461/fx	3 s
		UART	Note	3 s
	twT14	-	60,990/fx + 364.3 μs + 11,295/fcx	62,568/fx + 49.5 ms + 367,079/fcx
	t WT15	CSI	8,284,080/fcx	103,551,672/fcx
		UART	Note	103,551,672/fcx
Checksum	twT16	CSI	691/fx	3 s
		UART	Note	3 s

Note Reception must be enabled for the programmer before command transmission.

Remarks 1. N: Command execution block size (K byte)

fcx: fxx


2. The waits are defined as follows.

<twто to twт16>


The V850ES/Jx2 completes command processing within the MIN. to MAX. time.

The programmer must repeat the status check until the MAX. time is elapsed.

9.3 UART Communication Mode




• Programming mode setting/Reset command




Note FLMD0 counter rise/fall time


• Chip Erase command/Block Erase command/Block Blank Check command/Oscillating Frequency Set command




• Baud Rate Set command




• Silicon Signature command/Version Get command




• Checksum command




• Programming command




• Verify command



• Security Set command




• Wait before command frame transmission




9.4 3-Wire Serial I/O Communication Mode






• Programming mode setting/Reset command




Note FLMD0 counter rise/fall time


• Chip Erase command/Block Erase command/Block Blank Check command/Oscillating Frequency Set command




• Silicon Signature command/Version Get command




• Checksum command




• Programming command







• Verify command



• Security Set command



• Wait before command frame transmission



CHAPTER 10 ELECTRICAL SPECIFICATIONS (REFERENCE)

The following specifications are for your reference only.

Be sure to refer to the latest user's manual of each product for electrical specifications when designing a programmer.

Flash Memory Programming Characteristics

(Ta = -40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)

(1) V850ES/JG2

Item	Symbol	C	Condition			TYP.	MAX.	Unit
Power supply current ^{Note 1}	IDD	Flash memory fxx = 20 MHz Note 2			35	54	mA	
		programming mode	(fx = 5 MHz)	Note 3		33	51	mA

- **Notes 1.** Total of V_{DD}, EV_{DD}, and BV_{DD} currents. Current flowing through the output buffers, A/D converter, D/A converter, and on-chip pull-down resistor is not included.
 - **2.** μPD70F3718, 70F3719
 - **3.** μPD70F3715, 70F3716, 70F3717

Remark fxx: Main clock frequency, fx: Main clock oscillator frequency

(2) V850ES/JJ2

Item	Symbol	Condition			MIN.	TYP.	MAX.	Unit
Power supply current ^{Note 1}	IDD	Flash memory	fxx = 20 MHz	Note 2		38	61	mA
		programming mode	(fx = 5 MHz)	Note 3		37	60	mA

- **Notes 1.** Total of VDD, EVDD, and BVDD currents. Current flowing through the output buffers, A/D converter, D/A converter, and on-chip pull-down resistor is not included.
 - **2.** μPD70F3723, 70F3724
 - **3.** μPD70F3720, 70F3721, 70F3722

Remark fxx: Main clock frequency, fx: Main clock oscillator frequency

Main Clock Oscillator Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

Resonator	Circuit Example	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ crystal	X1 X2	Oscillation frequency (fx) ^{Note 1}		2.5		10	MHz
resonator		Oscillation stabilization	After reset is released		2 ¹⁶ /fx		s
	 	time ^{Note 2}	After STOP mode is released	1 Note 4	Note 3		ms
	7/17		After IDLE2 mode is released	350 ^{Note 4}	Note 3		μs

- Notes 1. The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/Jx2 so that the internal operation conditions do not exceed the ratings shown in AC Characteristics and DC Characteristics.
 - 2. Time required from start of oscillation until the resonator stabilizes.
 - 3. The value varies depending on the setting of the OSTS register.
 - 4. Time required to set up the flash memory. Secure the setup time using the OSTS register.
 - Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
 - . Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - . Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
 - 3. For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

(1) V850ES/JG2

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	RESET, FLMD0		0.8 EV _{DD}		EV _{DD}	V
	V _{IH2}	TXDA0/SOB4, RXD SIB3, SOB3, SCKB	0.8 EV _{DD}		5.5	V	
	VIH3	SIB0/SDA01, SOB0	/SCL01	0.7 EV _{DD}		5.5	V
	V _{IH4}	WAIT, FLMD1		0.7 BV _{DD}		BV _{DD}	V
Input voltage, low	V _{IL1}	RESET, FLMD0		EVss		0.2 EV _{DD}	V
	VIL2	TXDA0/SOB4, RXD SIB3, SOB3, SCKB	_	EVss		0.2 EV _{DD}	V
	V _{IL3}	SIB0/SDA01, SOB0	/SCL01	EVss		0.3 EV _{DD}	٧
	V _{IL4}	WAIT, FLMD1		BVss		0.3 BV _{DD}	٧
Input leakage current, high	Ішн	$V_I = V_{DD} = EV_{DD} = B^T$	$V_{DD} = AV_{REF0} = AV_{REF1}$			5	μΑ
Input leakage current, low	Luc	Vı = 0 V	Vi = 0 V			-5	μΑ
Output leakage current, high	Ісон	$V_0 = V_{DD} = EV_{DD} = BV_{DD} = AV_{REF0} = AV_{REF1}$				5	μΑ
Output leakage current, low	ILOL	Vo = 0 V				-5	μΑ
Output voltage, high	V _{OH1}	TXDA0/SOB4, RXDA0/SIB4,	Per pin Iон = -1.0 mA	EV _{DD} – 1.0		EV _{DD}	V
		SIB0/SDA01, SOB0/SCL01, SCKB0, SIB3, SOB3, SCKB3	Per pin IoH = -100μ A	EV _{DD} – 0.5		EV _{DD}	V
	V _{OH2}	WAIT, FLMD1	Per pin Iон = -1.0 mA	BV _{DD} – 1.0		BV _{DD}	V
			Per pin Ioн = -100 μA	BV _{DD} – 0.5		BV _{DD}	V
Output voltage, low Vol.1	V _{OL1}	TXDA0/SOB4, RXDA0/SIB4, SCKB0, SIB3, SOB3, SCKB3	Per pin IoL = 1.0 mA	0		0.4	V
	V _{OL2}	SIB0/SDA01, SOB0/SCL01	Per pin IoL = 3.0 mA	0		0.4	V
	V _{OL3}	WAIT, FLMD1	Per pin IoL = 1.0 mA	0		0.4	V

Remarks 1. The characteristics of alternate-function pins are the same as those of port pins.

2. When the lo

H and lo

L conditions are not satisfied for a pin but the total value of all pins is satisfied, only that pin does not satisfy the DC characteristics.

DC Characteristics (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

(2) V850ES/JJ2


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	RESET, FLMD0		0.8 EV _{DD}		EV _{DD}	V
	V _{IH2}	TXDA0/SOB4, RXDA SIB3, SOB3, SCKB3	0.8 EV _{DD}		5.5	V	
	VIH3	SIB0/SDA01, SOB0/SCL01		0.7 EV _{DD}		5.5	V
	V _{IH4}	WAIT, FLMD1		0.7 BV _{DD}		BV _{DD}	V
Input voltage, low	V _{IL1}	RESET, FLMD0		EVss		0.2 EV _{DD}	V
	V _{IL2}	TXDA0/SOB4, RXDA SIB3, SOB3, SCKB3		EVss		0.2 EV _{DD}	V
	V _{IL3}	SIB0/SDA01, SOB0/	SCL01	EVss		0.3 EV _{DD}	V
	V _{IL4}	WAIT, FLMD1		BVss		0.3 BV _{DD}	V
Input leakage current, high	Ішн	$V_{I} = V_{DD} = EV_{DD} = BV_{DD}$	DD = AVREF0 = AVREF1			5	μΑ
Input leakage current, low	ILIL	V1 = 0 V				-5	μΑ
Output leakage current, high	Ісон	Vo = VDD = EVDD = B'AVREF1			5	μΑ	
Output leakage current, low	ILOL	Vo = 0 V				-5	μΑ
Output voltage, high	Vон1	TXDA0/SOB4, RXDA0/SIB4,	Per pin Iон = -1.0 mA	EV _{DD} –		EV _{DD}	V
		SIB0/SDA01, SOB0/SCL01, SCKB0, SIB3, SOB3, SCKB3	Per pin $I_{OH} = -100 \mu A$	EV _{DD} – 0.5		EVab	V
	V _{OH2}	WAIT, FLMD1	Per pin Iон = -1.0 mA	BV _{DD} – 1.0		BV _{DD}	V
			Per pin Io _H = -100 μA	BV _{DD} – 0.5		BV _{DD}	V
Output voltage, low	V _{OL1}	TXDA0/SOB4, RXDA0/SIB4, SCKB0, SIB3, SOB3, SCKB3	Per pin IoL = 1.0 mA	0		0.4	V
	V _{OL2}	SIB0/SDA01, SOB0/SCL01	Per pin loL = 3.0 mA	0		0.4	V
	V _{OL3}	WAIT, FLMD1	Per pin IoL = 1.0 mA	0		0.4	V

Remarks 1. The characteristics of alternate-function pins are the same as those of port pins.


2. When the IoH and IoL conditions are not satisfied for a pin but the total value of all pins is satisfied, only that pin does not satisfy the DC characteristics.

AC Characteristics


AC Test Input Measurement Points (VDD, AVREFO, AVREF1, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

CLKOUT Output Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк		50 ns	31.25 <i>μ</i> s	
High-level width	twкн		tcyk/2 - 10		ns
Low-level width	twĸ∟		tcvк/2 – 10		ns
Rise time	t kr			10	ns
Fall time	t KF			10	ns

Clock Timing




(1) Basic operation

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = AV_{SS} = BV_{SS} = EV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$EV_DD\!\!\uparrow\toV_DD\!\!\uparrow$	trel		0		ns
$EV_{DD} \uparrow \rightarrow BV_{DD} \uparrow$	tпев		0	t rel	ns
$EV_DD \uparrow \to AV_REF0, AV_REF1 \uparrow$	trea		0	t rel	ns
$EV_{DD} \uparrow \rightarrow \overline{RESET} \uparrow$	trer		500 +		ns
			t _{REG} Note		
RESET low-level width	twrsl	Analog noise elimination (during flash erase/writing)	500		ns
		Analog noise elimination	500		ns
$\overline{RESET} \downarrow \to V_DD \downarrow$	t FRE		500		ns
$V_{DD} \downarrow \rightarrow EV_{DD} \downarrow$	trel		0		ns
$BV_DD\!\!\downarrow o EV_DD\!\!\downarrow$	tғев		0	t FEL	ns
$AV_{REF0} \downarrow \rightarrow EV_{DD} \downarrow$	t FEA		0	trel	ns

Note Depends on the on-chip regulator characteristics.



(2) Serial interface

UART Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 cycle time				10	MHz


CSIB Timing

Slave mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKBn cycle time	tkcy2		125		ns
SCKBn high-/low-level width	tkH2, tkL2		57.5		ns
SIBn setup time (to SCKBn ↑)	tsık2		30		ns
SIBn hold time (from SCKBn↑)	tksi2		30		ns
Delay time from SCKBn↓ to SOBn output	tkso2			30	ns

Remark n = 0 to 4 (V850ES/JG2), n = 0 to 5 (V850ES/JJ2)



[MEMO]

APPENDIX A CIRCUIT DIAGRAM (REFERENCE)

Figures A-1 and A-2 show circuit diagrams of the programmer and the V850ES/Jx2, for reference.


V850ES/Jx2 Flash Programmer sample application MAIN BOARD **⊕** 5∨ 74HCT573A OE VDD 00 01 02 03 04 05 06 07 10 GND LE U3 H GND 50 74LS139 AVREFØ AVREFØ AVSS 4419 P110 FP00 FP00 FP00 FP00 FLMDØ 100 RESC 101 RESET 110 111 110 111 110 111 110 111 110 111 110 VCC Ēb AØb A1b 00a 01a 02a 03a 00b 12 01b 11 01b 10 02b 9 03b 9 GND 70F3313Y DQ1 - DQ2 - DQ3 - DQ4 - DQ5 - DQ6 - DQ7 - DQ8 T_{C2} C1 1 Ø⊫ GND C3 SW1 | 22 RESET 29 24 ŌĒ 717 GND 32 VCC 16 GND C5 TA48033 M5M54Ø8BFP-7ØH U4 5H7 GND 50 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 N U7 # C10 0.33u 0.33u GND GND D1 R3 24 02 Œ ¹U2 MAX232CPE ¥ A733 150 VCC 50 4 16 GND TC4050 U6 M5M54Ø8BFP-7ØH U5 R2 J Q 1 GND ¥ A733 150 DSUB 9Pin CN1 777 GND | SO | | SI | | HS | | GND | To Host/PC GND

Figure A-1. Reference Circuit Diagram of Programmer and V850ES/Jx2 (Main board)

245 Application Note U17965EJ1V0AN

Figure A-2. Reference Circuit Diagram of Programmer and V850ES/Jx2 (Target board)

V850ES/Jx2 Flash Programmer sample application TARGET BOARD



For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan

Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielski Strasse 166 B 30177 Hanover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52180 78142 Velizy-Villacoublay Cédex France

Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China TEL: 010-8235-1155 http://www.cn.necel.com/

NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

12/F., Cityplaza 4, 12 Taikoo Wan Road, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

Seoul Branch

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/