To our customers,

---

**Old Company Name in Catalogs and Other Documents**

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

---

April 1st, 2010
Renesas Electronics Corporation

---

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

“Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; office electronic appliances; machine tools; personal electronic equipment; and industrial robots.

“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

“Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
Preliminary Application Note

V850E/IF3, V850E/IG3
32-bit Single-Chip Microcontrollers
Sample Programs for Timer AB

V850E/IF3:
\( \mu P70F3451 \)
\( \mu P70F3452 \)
V850E/IG3:
\( \mu P70F3453 \)
\( \mu P70F3454 \)
NOTES FOR CMOS DEVICES

1. VOLTAGE APPLICATION WAVEFORM AT INPUT PIN
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

2. HANDLING OF UNUSED INPUT PINS
   Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

3. PRECAUTION AGAINST ESD
   A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4. STATUS BEFORE INITIALIZATION
   Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5. POWER ON/OFF SEQUENCE
   In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6. INPUT OF SIGNAL DURING POWER OFF STATE
   Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.
Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special", and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics products before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
INTRODUCTION

Cautions 1. This Application Note explains a case where the V850E/IG3 is used as a representative microcontroller. Use this Application Note for your reference when using the V850E/IF3.


3. The sample programs are provided for reference purposes only and operations are therefore not subject to guarantee by NEC Electronics Corporation. When using sample programs, customers are advised to sufficiently evaluate this product based on their systems, before use.

4. When using sample programs, reference the following startup routine and link directive file and adjust them if necessary.
   • Startup routine:  ig3_start.s
   • Link directive file:  ig3_link.dir

Target Readers

This Application Note is intended for users who understand the functions of the V850E/IF3 (μPD70F3451, 70F3452), and V850E/IG3 (μPD70F3453, 70F3454), and who design application systems that use these microcontrollers.

Purpose

This manual is intended to give users an understanding of the basic functions of the V850E/IF3 and V850E/IG3, using the application programs.

How to Use This Manual

It is assumed that the reader of this Application Note has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

For details of hardware functions (especially register functions, setting methods, etc.) and electrical specifications

For details of instruction functions
   → See the V850E1 Architecture User’s Manual.

Conventions

Data significance: Higher digits on the left and lower digits on the right
Active low representation: XXX (overscore over pin or signal name)
Memory map address: Higher addresses on the top and lower addresses on the bottom

Note: Footnote for item marked with Note in the text
Caution: Information requiring particular attention
Remark: Supplementary information
Numeric representation: Binary ... xxxx or xxxxB
             Decimal ... xxxx
             Hexadecimal ... xxxxH

Prefix indicating the power of 2 (address space, memory capacity):
   K (kilo): \(2^{10} = 1,024\)
   M (mega): \(2^{20} = 1,024^2\)
   G (giga): \(2^{30} = 1,024^3\)
The function lists are structured as follows.

### Theme

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Function]</td>
<td>Function description</td>
</tr>
<tr>
<td>[Function name]</td>
<td>Name of sample function</td>
</tr>
<tr>
<td>[Argument(s)]</td>
<td>Type and overview of argument(s)</td>
</tr>
<tr>
<td>[Processing content]</td>
<td>Processing content of sample function</td>
</tr>
<tr>
<td>[SFR(s) used]</td>
<td>Register name and setting content</td>
</tr>
<tr>
<td>[call function(s)]</td>
<td>Name and function of call function(s)</td>
</tr>
<tr>
<td>[Variable(s)]</td>
<td>Type, name, and overview of variable(s) used in sample function</td>
</tr>
<tr>
<td>[Interrupt(s)]</td>
<td>Name of function</td>
</tr>
<tr>
<td>[Interrupt source(s)]</td>
<td>Name</td>
</tr>
<tr>
<td>[File name]</td>
<td>Name of corresponding sample program file</td>
</tr>
<tr>
<td>[Caution(s)]</td>
<td>Caution(s) upon function usage</td>
</tr>
</tbody>
</table>

### Interrupt function

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Function name]</td>
<td>Name of interrupt function</td>
</tr>
<tr>
<td>[Overview]</td>
<td>Servicing content</td>
</tr>
<tr>
<td>[Source(s)]</td>
<td>Name of interrupt and conditions for occurrence</td>
</tr>
<tr>
<td>[call function(s)]</td>
<td>None</td>
</tr>
<tr>
<td>[Variable(s)]</td>
<td>Name of variable, function</td>
</tr>
<tr>
<td>[File name]</td>
<td>Name of corresponding sample program file</td>
</tr>
<tr>
<td>[Caution(s)]</td>
<td>None</td>
</tr>
</tbody>
</table>
### Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### Documents related to V850E/IF3 and V850E/IG3

<table>
<thead>
<tr>
<th>Document Name</th>
<th>Document No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V850E1 Architecture User's Manual</td>
<td>U14559E</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (UARTA) Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (UARTB) Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (CSIB) Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (I2C) Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for DMA Function Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Timer M Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Watchdog Timer Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Timer AA Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Timer AB Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Timer T Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Port Function Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Clock Generator Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Standby Function Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Interrupt Function Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for A/D Converters 0 and 1 Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for A/D Converter 2 Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 Sample Programs for Low-Voltage Detector (LVI) Function Application Note</td>
<td>To be prepared</td>
</tr>
<tr>
<td>V850E/IF3, V850E/IG3 6-Phase PWM Output Control by Timer AB, Timer Q Option, Timer AA, A/D Converters 0 and 1 Application Note</td>
<td>U18717E</td>
</tr>
</tbody>
</table>
## CONTENTS

CHAPTER 1 INTERVAL TIMER MODE ........................................................................................................... 9

CHAPTER 2 EXTERNAL EVENT COUNT MODE ............................................................................................ 13

CHAPTER 3 EXTERNAL TRIGGER PULSE OUTPUT MODE ............................................................................. 17

CHAPTER 4 ONE-SHOT PULSE OUTPUT MODE ......................................................................................... 22

CHAPTER 5 PWM OUTPUT MODE ............................................................................................................. 27

CHAPTER 6 FREE-RUNNING TIMER MODE ............................................................................................... 32

CHAPTER 7 PULSE WIDTH MEASUREMENT MODE ...................................................................................... 37
## CHAPTER 1 INTERVAL TIMER MODE

| [Function] | Starts 16-bit counter operation by setting the TAB0CTL0.TAB0CE bit to 1. Outputs an interrupt request signal (INTTB0CC0) at an interval set by the TAB0CCR0 register. Inverts the TOB00 pin output when the value set by the CCR0 buffer register and the count value of the 16-bit counter match. Inverts the TOB01 pin output when the value set by the CCR1 buffer register and the count value of the 16-bit counter match. Can be implemented with TAB0 and TAB1. |
| [Function name] | main |
| [Argument] | None |
| [Processing content] | Performs count operation of an fxx/32 count clock, generates an interrupt by inverting the TOB00 pin output upon the count subsequent to the count whose value matches the value of the CCR0 buffer register, and clears the 16-bit counter. Generates an interrupt by inverting the TOB01 pin output upon the count subsequent to the count whose value matches the value of the CCR1 buffer register. TOB00 and TOB01 pins start output at high level. |
| [SFR used] | None |
| [call function] | timerab_interval_ini, timerab_interval_st |
| [Variable] | None |
| [Interrupts] | timerab_TAB0CC0_int, timerab_TAB0CC1_int |
| [Interrupt sources] | INTTB0CC0, INTTB0CC1 |
| [File name] | timerab_interval\MAIN.C |
| [Caution] | None |

The interval time can be calculated by the following formula.

\[
\text{Interval} = (\text{Set value of TAB0CCR0 register} + 1) \times \text{Count clock cycle}
\]
<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_interval_ini</th>
</tr>
</thead>
<tbody>
<tr>
<td>Argument</td>
<td>None</td>
</tr>
<tr>
<td>Processing content</td>
<td>Sets operation and interrupts of TAB0.</td>
</tr>
<tr>
<td>SFRs used</td>
<td>TAB0CTL0.TABOCE: 0 (Disables TAB0 operation.)</td>
</tr>
<tr>
<td></td>
<td>PFC1: 0x00 (TOB00 output pin, TOB01 output pin)</td>
</tr>
<tr>
<td></td>
<td>PFCE1: 0x01 (TOB00 output pin, TOB01 output pin)</td>
</tr>
<tr>
<td></td>
<td>PMC1: 0x81 (TOB00 output pin, TOB01 output pin)</td>
</tr>
<tr>
<td></td>
<td>IMR1.TB0CCMK0: 0 (Enables INTTB0CC0 interrupt.)</td>
</tr>
<tr>
<td></td>
<td>IMR1.TB0CCMK1: 0 (Enables INTTB0CC1 interrupt.)</td>
</tr>
<tr>
<td></td>
<td>IMR1.TB0CCMK2: 1 (Disables INTTB0CC2 interrupt.)</td>
</tr>
<tr>
<td></td>
<td>IMR1.TB0CCMK3: 1 (Disables INTTB0CC3 interrupt.)</td>
</tr>
<tr>
<td>Call Function</td>
<td>timerab_interval</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_interval/timerab_1.c</td>
</tr>
<tr>
<td>Caution</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_interval</th>
</tr>
</thead>
<tbody>
<tr>
<td>Argument</td>
<td>None</td>
</tr>
<tr>
<td>Processing content</td>
<td>Sets TAB0 control register.</td>
</tr>
<tr>
<td>SFRs used</td>
<td>TAB0CTL0: 0x05 (Sets count clock to fXX/32.)</td>
</tr>
<tr>
<td></td>
<td>TAB0CTL1: 0x00 (Sets interval timer mode.)</td>
</tr>
<tr>
<td></td>
<td>TAB0IOC0: 0xA5 (Sets TOB00 pin and TOB01 pin output to high-level start, enables timer output. Sets TOB02 pin and TOB03 pin output to low-level start, disables timer output.)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCCR0: 4999 (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCCR1: 2499 (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCCR2: 0xFFFF (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCCR3: 0xFFFF (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td>Call Function</td>
<td>None</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_interval/timerab_1.c</td>
</tr>
<tr>
<td>Caution</td>
<td>When the TAB0CCCR2 and TAB0CCCR3 registers are not used, it is recommended to set the TAB0CCCR2 and TAB0CCCR3 registers to FFFFF. Mask the interrupt mask flag (IMR1.TB0CCMK2, IMR1.TB0CCMK3).</td>
</tr>
</tbody>
</table>
### [Function name] timerab_interval_st

**[Argument]** None

**[Processing content]** Starting function of timerab_interval.

**[Starting method]** Call this function after the timerab_interval function.

**[SFR used]** TAB0CTL0.TAB0CE: 1 (Enables TAB0 operation.)

**[call function]** None

**[Variable]** None

**[File name]** timerab_interval/timerab_1.c

**[Caution]** None

### Interrupt function

**[Function name]** timerab_TAB0CC0_int

**[Overview]** Defined by the user.

**[Source]** INTTB0CC0  Match between the count value of the 16-bit counter and CCR0 buffer register

**[call function]** None

**[Variable]** None

**[File name]** timerab_interval/timerab_1.c

**[Caution]** None

**[Function name]** timerab_TAB0CC1_int

**[Overview]** Defined by the user.

**[Source]** INTTB0CC1  Match between the count value of the 16-bit counter and CCR1 buffer register

**[call function]** None

**[Variable]** None

**[File name]** timerab_interval/timerab_1.c

**[Caution]** None
Figure 1-1. Interval Timer Mode

- Internal count clock = fxx/32
- Sets timer mode = interval timer mode.
- Enables TOB03 output.
- Enables TOB02 output.
- Enables TOB01 output.
- Enables TOB00 output.
- Sets compare register.
# CHAPTER 2 EXTERNAL EVENT COUNT MODE

| **[Function]** | Counts the valid edge of the external event count input (EVTB0 pin) and generates an interrupt request signal (INTTB0CC0) each time the count reaches the count value set by the TAB0CCR0 register. (Clears the 16-bit counter simultaneously.) Generates an interrupt request signal (INTTB0CC1) when the value set by the CCR1 buffer register and the count value of the 16-bit counter match. Can be implemented with TAB0 and TAB1. |
| **[Function name]** | main |
| **[Argument]** | None |
| **[Processing content]** | Counts the valid edge of the external event count input, generates an interrupt upon the count subsequent to the count whose value matches the value of the CCR0 buffer register, and clears the 16-bit counter. Generates an interrupt upon the count subsequent to the count whose value matches the value of the CCR1 buffer register. |
| **[SFR used]** | None |
| **[call function]** | timerab_event_count_ini, timerab_event_count_st |
| **[Variable]** | None |
| **[Interrupts]** | timerab_TAB0CC0_int |
| **[Interrupt sources]** | INTTB0CC0 |
| **[File name]** | timerab_event_count\MAIN.C |
| **[Caution]** | None |
### CHAPTER 2 EXTERNAL EVENT COUNT MODE

#### timerab_event_count_init

**Function name:** timerab_event_count_init  
**Argument:** None  
**Processing content:** Sets the TAB0 operation and interrupts, and sets the alternate-function of the P14 pin to the EVTB0 input pin.  
**SFR used:**  
- TAB0CTL0.TAB0CE: 0 (Disables TAB0 operation.)  
- PFC1: 0x10 (Sets EVTB0 input pin.)  
- PFCE1: 0x00 (Sets EVTB0 input pin.)  
- PMC1: 0x10 (Sets EVTB0 input pin.)  
- IMR1.TB0CCMK0: 0 (Enables INTTB0CC0 interrupt.)  
- IMR1.TB0CCMK1: 0 (Enables INTTB0CC1 interrupt.)  
- IMR1.TB0CCMK2: 1 (Disables INTTB0CC2 interrupt.)  
- IMR1.TB0CCMK3: 1 (Disables INTTB0CC3 interrupt.)  
**Call function:** timerab_event_count  
**Variable:** None  
**File name:** timerab_event_count	imerab_2.c  
**Caution:** None

#### timerab_event_count

**Function name:** timerab_event_count  
**Argument:** None  
**Processing content:** Sets TAB0 control register.  
**SFR used:**  
- TAB0CTL0: 0x00 (Sets count clock.)  
- TAB0CTL1: 0x01 (Sets external event count mode.)  
- TAB0IOC2: 0x08 (Sets valid edge of the external event count input signal (EVTB0 pin) to falling edge detection.)  
- TAB0CCR0: 40 (Compare register of 16-bit counter)  
- TAB0CCR1: 20 (Compare register of 16-bit counter)  
- TAB0CCR2: 0xFFFF (Compare register of 16-bit counter)  
- TAB0CCR3: 0xFFFF (Compare register of 16-bit counter)  
**Call function:** None  
**Variable:** None  
**File name:** timerab_event_count	imerab_2.c  
**Caution:**  
- When the TAB0CCR2 and TAB0CCR3 registers are not used, it is recommended to set the TAB0CCR2 and TAB0CCR3 registers to FFFFH. Mask the interrupt mask flag (IMR1.TB0CCMK2, IMR1.TB0CCMK3).  
- The following caution is required to set register.  
  Set TAB0IOC0 to 0x00.
[Function name]         timerab_event_count_st
[Argument]            None
[Processing content]  Starting function of timerab_event_count.
[Starting method]     Call this function after calling the timerab_event_count function.
[SFR used]            TAB0CTL0.TAB0CE:1 (Enables TAB0 operation.)
[call function]       None
[Variable]            None
[File name]           timerab_event_count\timerab_2.c
[Caution]             None

Interrupt function

[Function name]         timerab_TAB0CC0_int
[Overview]             Defined by the user.
[Source]               INTTB0CC0 Match between the count value of the 16-bit counter and CCR0 buffer register
[call function]       None
[Variable]            None
[File name]           timerab_event_count\timerab_2.c
[Caution]             None

[Function name]         timerab_TAB0CC1_int
[Overview]             Defined by the user.
[Source]               INTTB0CC1 Match between the count value of the 16-bit counter and CCR1 buffer register
[call function]       None
[Variable]            None
[File name]           timerab_event_count\timerab_2.c
[Caution]             None
Figure 2-1. External Event Count Mode

- Internal count clock = none
- Sets timer mode to external event count mode.
- External event input falling edge detection
- Sets compare register.

Preliminary Application Note U18731EJ1V0AN
### CHAPTER 3 EXTERNAL TRIGGER PULSE OUTPUT MODE

| [Function] | Starts operation of the 16-bit counter by detecting the valid edge of the external event count input (EVTB0 pin) when the valid edge of the external trigger input (TRGB0 pin) is detected. Inverters TOB00 pin output upon a match between the CCR0 buffer register value and the 16-bit counter value, and clears the 16-bit counter. Inverts the TOB01 pin output upon a match between the CCR1 buffer register value and the 16-bit counter value. Inverts the TOB01 pin output when the 16-bit counter is cleared. Can be implemented with TAB0 and TAB1. |
| [Function name] | main |
| [Argument] | None |
| [Processing content] | Starts count operation by detecting the valid edge of the external event count input when the valid edge of the external trigger input is detected, generates an interrupt by inverting the TOB00 pin output upon the count subsequent to the count whose value matches the value of the CCR0 buffer register, and clears the 16-bit counter. Generates an interrupt by inverting the TOB01 pin output upon a match between the count value and the CCR1 buffer register value. TOB00 and TOB01 pins start output at high level. |
| [SFR used] | None |
| [call function] | timerab_trigger_pulse_ini, timerab_trigger_pulse_st |
| [Variable] | None |
| [Interrupts] | timerab_TAB0CC0_int |
| | timerab_TAB0CC1_int |
| [Interrupt sources] | INTTB0CC0 |
| | INTTB0CC1 |
| [File name] | timerab_trigger_pulse\MAIN.C |
| [Caution] | None |

The active level width, cycle and duty factor of the PWM waveform can be calculated by the following formulas.

- **Active level width** = (Set value of TAB0CCR1 register) × Count clock cycle
- **Cycle** = (Set value of TAB0CCR0 register + 1) × Count clock cycle
- **Duty factor** = (Set value of TAB0CCR1 register) / (Set value of TAB0CCR0 register + 1)
[Function name] timerab_trigger_pulse_ini
[Argument] None
[Processing content] Sets the TAB0 operation and interrupts, and sets the alternate function of the P10 pin to the TOB01 output, the P14 pin to the EVTB0 input, the P15 pin to the TRGB0 input, and the P17 pin to the TOB00 output.
[SFRs used] TAB0CTL0.TAB0CE: 0 (Disables TAB0 operation.)
PFC1: 0x30 (Sets TOB01 output pin, EVTB0 input pin, TRGB0 input pin, TOB00 output pin.)
PFCE1: 0x01 (Sets TOB01 output pin, EVTB0 input pin, TRGB0 input pin, TOB00 output pin.)
PMC1: 0xB1 (Sets TOB01 output pin, EVTB0 input pin, TRGB0 input pin, TOB00 output pin.)
IMR1.TB0CCMK0: 0 (Enables INTTB0CC0 interrupt.)
IMR1.TB0CCMK1: 0 (Enables INTTB0CC1 interrupt.)
IMR1.TB0CCMK2: 1 (Disables INTTB0CC2 interrupt.)
IMR1.TB0CCMK3: 1 (Disables INTTB0CC3 interrupt.)
[call function] timerab_trigger_pulse
[Variable] None
[File name] timerab_trigger_pulse	imerab_3.c
[Caution] None
### CHAPTER 3  EXTERNAL TRIGGER PULSE OUTPUT MODE

<table>
<thead>
<tr>
<th>[Function name]</th>
<th>timerab_trigger_pulse</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Argument]</td>
<td>None</td>
</tr>
<tr>
<td>[Processing content]</td>
<td>Sets TAB0 control register.</td>
</tr>
<tr>
<td>[SFRs used]</td>
<td>TAB0CTL0: 0x00 (Sets count clock.)</td>
</tr>
<tr>
<td></td>
<td>TAB0CTL1: 0x62 (Enables operation with the external event count input signal (EVTB0 pin), sets external trigger pulse output mode.)</td>
</tr>
<tr>
<td></td>
<td>TAB0IOC0: 0xA5 (Sets TOB00 and TOB01 pins’ output to high-level start, enables timer output, sets TOB02 and TOB03 pins’ output to low-level start, disables timer output.)</td>
</tr>
<tr>
<td></td>
<td>TABIOC2: 0x0A (Sets valid edges of the external event count input signal (EVTB0 pin) and external trigger input signal (TRGB0 pin) to falling edge detection.)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCR0: 40 (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCR1: 10 (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCR2: 0xFFFF (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td></td>
<td>TAB0CCR3: 0xFFFF (Compare register of 16-bit counter)</td>
</tr>
<tr>
<td>[call function]</td>
<td>None</td>
</tr>
<tr>
<td>[Variable]</td>
<td>None</td>
</tr>
<tr>
<td>[File name]</td>
<td>timerab_trigger_pulse\timerab_3.c</td>
</tr>
<tr>
<td>[Cautions]</td>
<td>• The compare registers are rewritten in the batch write mode. To rewrite the compare register value during timer operation, rewrite the TAB0CCR1 register last.</td>
</tr>
<tr>
<td></td>
<td>• When the TAB0CCR2 and TAB0CCR3 registers are not used, it is recommended to set the TAB0CCR2 and TAB0CCR3 registers to FFFFH. Mask with the interrupt mask flag (IMR1.TB0CCMK2, IMR1.TB0CCMK3).</td>
</tr>
</tbody>
</table>
### CHAPTER 3 EXTERNAL TRIGGER PULSE OUTPUT MODE

<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_trigger_pulse_st</th>
</tr>
</thead>
<tbody>
<tr>
<td>Argument</td>
<td>None</td>
</tr>
<tr>
<td>Processing content</td>
<td>Starting function of timerab_trigger_pulse</td>
</tr>
<tr>
<td>Starting method</td>
<td>Call this function after calling the timerab_trigger_pulse function.</td>
</tr>
<tr>
<td>SFR used</td>
<td>TAB0CTL0.TAB0CE:1 (Enables TAB0 operation.)</td>
</tr>
<tr>
<td>call function</td>
<td>None</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_trigger_pulse	imerab_3.c</td>
</tr>
<tr>
<td>Caution</td>
<td>None</td>
</tr>
</tbody>
</table>

### Interrupt function

<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_TAB0CCR0_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overview</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>Source</td>
<td>INTTB0CC0 Match between the count value of the 16-bit counter and CCR0 buffer register</td>
</tr>
<tr>
<td>call function</td>
<td>None</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_trigger_pulse	imerab_3.c</td>
</tr>
<tr>
<td>Caution</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_TAB0CC1_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overview</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>Source</td>
<td>INTTB0CC1 Match between the count value of the 16-bit counter and CCR1 buffer register</td>
</tr>
<tr>
<td>call function</td>
<td>None</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_trigger_pulse	imerab_3.c</td>
</tr>
<tr>
<td>Caution</td>
<td>None</td>
</tr>
</tbody>
</table>
Figure 3-1. External Trigger Pulse Output Mode

- **timerab_trigger_pulse**
  - Internal count clock = none
  - Enables external event count input.
  - Sets timer mode to external trigger pulse output mode.
  - Disables TOB03 output.
  - Disables TOB02 output.
  - Enables TOB01 output.
  - Enables TOB00 output.
  - External event count input, external trigger input falling edge detection
  - Sets compare register.

- **TAB0CE = 0**
  - Enables interrupt.
  - Disables TAB0 count operation.
  - Sets alternate-function pins.
  - Sets interrupt mask flag.

- **PFC1 = 0x30**
  - Sets interrupt mask flag.
  - Enables TAB0 count operation setting

- **TAB0CCR0 = 40**
  - Sets alternate-function pins.
  - Enables TAB0 count operation setting

- **TAB0CCR1 = 10**
  - Sets alternate-function pins.
  - Enables TAB0 count operation setting

- **TAB0CCR2 = 0xFFFF**
  - Sets alternate-function pins.
  - Enables TAB0 count operation setting

- **TAB0CCR3 = 0xFFFF**
  - Sets alternate-function pins.
  - Enables TAB0 count operation setting

- **TB0CCMK0 = 0**
  - Enables TAB0 count operation setting

- **TB0CCMK1 = 0**
  - Enables TAB0 count operation setting

- **TB0CCMK2 = 1**
  - Enables TAB0 count operation setting

- **TB0CCMK3 = 1**
  - Enables TAB0 count operation setting

- **TAB0OCC0 = TAB_EXT_TRIGGER | TAB_EVENT_COUNT | TAB_TRIGGER_PULSE MODE**
  - Enables TAB0 count operation setting

- **TAB0OCC1 = TAB_ON_TAB0EES | TAB_DN_TAB0ETS**
  - Enables TAB0 count operation setting
## CHAPTER 4 ONE-SHOT PULSE OUTPUT MODE

| [Function] | Starts operation of the 16-bit counter by detecting the valid edge of the external event count input (EVTB0 pin) when the valid edge of the external trigger input (TRGB0 pin) is detected. Inverts the TOB00 pin output upon a match between the CCR0 buffer register value and the 16-bit counter value, and clears the 16-bit counter to stop count operation. Inverts the TOB01 pin output upon a match between the CCR1 buffer register value and the 16-bit counter value. Inverts the TOB01 pin output when the 16-bit counter is cleared. Can be implemented with TAB0 and TAB1. |
| [Function name] | main |
| [Argument] | None |
| [Processing content] | Starts count operation by detecting the valid edge of the external event count input when the valid edge of the external trigger input is detected, generates an interrupt by inverting the TOB00 pin output upon the count subsequent to the count whose value matches the value of the CCR0 buffer register, and clears the 16-bit counter to stop the count operation. Generates an interrupt by inverting the TOB01 pin output upon the count subsequent to the count whose value matches the value of the CCR1 buffer register. TOB00 and TOB01 pins start output at high level. |
| [SFR used] | None |
| [call function] | timerab_1shot_pulse_ini, timerab_1shot_pulse_st |
| [Variable] | None |
| [Interrupts] | timerab_TAB0CC0_int, timerab_TAB0CC1_int |
| [Interrupt sources] | INTTB0CC0, INTTB0CC1 |
| [File name] | timerab_1shot_pulse\_MAIN.C |
| [Caution] | None |

The output delay time and active level width of one-shot pulse can be calculated by the following formulas.

Output delay time = (Set value of TAB0CCR1 register) × Count clock cycle  
Active level width = (Set value of TAB0CCR0 register – Set value of TAB0CCR1 register + 1) × Count clock cycle
### Function name

| timerab_1shot_pulse_ini |

### Argument

None

### Processing content

Sets the TAB0 operation and interrupts, and sets the alternate function of the P10 pin to the TOB01 output, the P14 pin to the EVTB0 input, the P15 pin to the TRGB0 input, and the P17 pin to the TOB00 output.

### SFRs used

- **TAB0CTL0.TAB0CE**: 0 (Disables TAB0 operation.)
- **PFC1**: 0x30 (Sets TOB01 output pin, EVTB0 input pin, TRGB0 input pin, TOB00 output pin.)
- **PFCE1**: 0x01 (Sets TOB01 output pin, EVTB0 input pin, TRGB0 input pin, TOB00 output pin.)
- **PMC1**: 0xB1 (Sets TOB01 output pin, EVTB0 input pin, TRGB0 input pin, TOB00 output pin.)
- **IMR1.TB0CCMK0**: 0 (Enables INTTB0CC0 interrupt.)
- **IMR1.TB0CCMK1**: 0 (Enables INTTB0CC1 interrupt.)
- **IMR1.TB0CCMK2**: 1 (Disables INTTB0CC2 interrupt.)
- **IMR1.TB0CCMK3**: 1 (Disables INTTB0CC3 interrupt.)

### Call function

| timerab_1shot_pulse |

### Variable

None

### File name

| timerab_1shot_pulse
timerab_4.c |

### Caution

None
[Function name] timerab_1shot_pulse

[Argument] None

[Processing content] Sets TAB0 control register.

[SFRs used]
- TAB0CTL0: 0x00 (Sets count clock.)
- TAB0CTL1: 0x23 (Enables operation with the external event count input signal (EVTB0 pin), sets one-shot pulse output mode.)
- TAB0IOC0: 0xA5 (Sets TOB00 and TOB01 pins’ output to high-level start, enables timer output, sets TOB02 and TOB03 pins’ output to low-level start, disables timer output.)
- TAB0IOC2: 0x0A (Sets valid edges of the external event count input signal (EVTB0 pin) and the external trigger input signal (TRGB0 pin) to falling edge detection.)
- TAB0CCR0: 40 (Compare register of 16-bit counter)
- TAB0CCR1: 20 (Compare register of 16-bit counter)
- TAB0CCR2: 0xFFFF (Compare register of 16-bit counter)
- TAB0CCR3: 0xFFFF (Compare register of 16-bit counter)

[call function] None

[Variable] None

[File name] timerab_1shot_pulse/timerab_4.c

[Caution]
- When the TAB0CCR2 and TAB0CCR3 registers are not used, it is recommended to set the TAB0CCR2 and TAB0CCR3 registers to FFFFH. Mask with the interrupt mask flag (IMR1.TB0CCMK2, IMR1.TB0CCMK3).
### Function: timerab_1shot_pulse_st

**Function name:** timerab_1shot_pulse_st  
**Argument:** None  
**Processing content:** Starting function of timerab_1shot_pulse  
**Starting method:** Call this function after calling the timerab_1shot_pulse function.  
**SFR used:** TAB0CTL0.TAB0CE:1 (Enables TAB0 operation.)  
**call function:** None  
**Variable:** None  
**File name:** timerab_1shot_pulse\timerab_4.c  
**Caution:** None

#### Interrupt function

**Function name:** timerab_TAB0CC0_int  
**Overview:** Defined by the user.  
**Source:** INTTB0CC0 Match between the count value of the 16-bit counter and CCR0 buffer register  
**call function:** None  
**Variable:** None  
**File name:** timerab_1shot_pulse\timerab_4.c  
**Caution:** None

**Function name:** timerab_TAB0CC1_int  
**Overview:** Defined by the user.  
**Source:** INTTB0CC1 Match between the count value of the 16-bit counter and CCR1 buffer register  
**call function:** None  
**Variable:** None  
**File name:** timerab_1shot_pulse\timerab_4.c  
**Caution:** None
Figure 4-1. One-Shot Pulse Output Mode

- Internal clock = none
- Enables external event count input.
- Sets timer mode to one-shot pulse output mode.
- Disables TOB03 output.
- Disables TOB02 output.
- Enables TOB01 output.
- Enables TOB00 output.
- External event count input, external trigger input falling edge detection.
- Sets compare register.
CHAPTER 5  PWM OUTPUT MODE

**[Function]** Starts operation of the 16-bit counter by setting the TAB0CTL0.TAB0CE bit to 1. Outputs a PWM waveform with a 50% duty factor whose half cycle is equal to the set value of the TAB0CCR0 register + 1, by clearing the 16-bit counter upon a match with the CCR0 buffer register value and inverting the TOB00 pin output. Inverts the TOB01 pin output upon a match between the CCR1 buffer register value and the 16-bit counter value. Inverts the TOB01 pin output when the 16-bit counter is cleared. Can be implemented with TAB0 and TAB1.

**[Function name]** main

**[Argument]** None

**[Processing content]** Performs count operation of an \( f_{XX/32} \) count clock, generates an interrupt by inverting the TOB00 pin output upon the count subsequent to the count whose value matches the value of the CCR0 buffer register, and clears the 16-bit counter. Generates an interrupt by inverting the TOB01 pin output upon the count subsequent to the count whose value matches the value of the CCR1 buffer register. Both TOB00 pin and TOB01 pin start output at high level.

**[SFR used]** None

**[call function]** timerab_pwm_output_ini, timerab_pwm_output_st

**[Variable]** None

**[Interrupts]** timerab_TAB0CC0_int

**[Interrupt sources]** INTTB0CC0

**[Interrupt sources]** INTTB0CC1

**[File name]** timerab_pwm_output\MAIN.C

**[Caution]** None

The active level width, cycle, and duty factor of the PWM waveform output from the TOB01 pin can be calculated by the following formulas.

Active level width = (Set value of TAB0CCR1 register) \( \times \) Count clock cycle

Cycle = (Set value of TAB0CCR0 register + 1) \( \times \) Count clock cycle

Duty factor = (Set value of TAB0CCR1 register) / (Set value of TAB0CCR0 register + 1)
### [Function name]
timerab_pwm_output_ini

### [Argument]
None

### [Processing content]
Sets the TAB0 operation and interrupts, sets the alternate function of the P10 pin to TOB01 output, and sets the alternate function of the P17 pin to TOB00 output.

### [SFRs used]
- **TAB0CTL0.TAB0CE**: 0 (Disables TAB0 operation.)
- **PFC1**: 0x00 (Sets TOB00 output pin, TOB01 output pin.)
- **PFCE1**: 0x01 (Sets TOB00 output pin, TOB01 output pin.)
- **PMC1**: 0x81 (Sets TOB00 output pin, TOB01 output pin.)
- **IMR1.TB0CCMK0**: 0 (Enables INTTB0CC0 interrupt.)
- **IMR1.TB0CCMK1**: 0 (Enables INTTB0CC1 interrupt.)
- **IMR1.TB0CCMK2**: 1 (Disables INTTB0CC2 interrupt.)
- **IMR1.TB0CCMK3**: 1 (Disables INTTB0CC3 interrupt.)

### [call function]
timerab_pwm_output

### [Variable]
None

### [File name]
timerab_pwm_output\timerab_5.c

### [Caution]
None
### CHAPTER 5 PWM OUTPUT MODE

**[Function name]** timerab_pwm_output

**[Argument]** None

**[Processing content]** Sets TAB0 control register.

**[SFRs used]**
- TAB0CTL0: 0x05 (Sets count clock to fXX/32.)
- TAB0CTL1: 0x04 (Sets PWM output mode.)
- TAB0IOC0: 0xA5 (Sets TOB00 and TOB01 pins’ output to high-level start, enables timer output, sets TOB02 and TOB03 pins’ output to low-level start, disables timer output.)
- TAB0IOC2: 0x00 (Sets valid edge of the external event count input signal (EVTB0 pin) to no edge detection.)
- TAB0CCR0: 4999 (Compare register of 16-bit counter)
- TAB0CCR1: 1249 (Compare register of 16-bit counter)
- TAB0CCR2: 0xFFFF (Compare register of 16-bit counter)
- TAB0CCR3: 0xFFFF (Compare register of 16-bit counter)

**[Caution]**
- The compare registers are rewritten in the batch write mode.
  To rewrite the compare register value during timer operation, rewrite the TAB0CCR1 register value last.
- When the TAB0CCR2 and TAB0CCR3 registers are not used, it is recommended to set the TAB0CCR2 and TAB0CCR3 registers to FFFFH.
  Mask with the interrupt mask flag (IMR1.TB0CCMK2, IMR1.TB0CCMK3).

**[Function name]** timerab_pwm_output_st

**[Argument]** None

**[Processing content]** Starting function of timerab_pwm_output

**[Starting method]** Call this function after calling the timerab_pwm_output function.

**[SFR used]** TAB0CTL0.TAB0CE: 1 (Enables TAB0 operation.)

**[Caution]** None
Interrupt function

<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_TAB0CC0_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overview</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>Source</td>
<td>INTTB0CC0 Match between the count value of the 16-bit counter and CCR0 buffer register</td>
</tr>
<tr>
<td>call function</td>
<td>None</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_pwm_output\timerab_5.c</td>
</tr>
<tr>
<td>Caution</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Function name</th>
<th>timerab_TAB0CC1_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overview</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>Source</td>
<td>INTTB0CC1 Match between the count value of the 16-bit counter and CCR1 buffer register</td>
</tr>
<tr>
<td>call function</td>
<td>None</td>
</tr>
<tr>
<td>Variable</td>
<td>None</td>
</tr>
<tr>
<td>File name</td>
<td>timerab_pwm_output\timerab_5.c</td>
</tr>
<tr>
<td>Caution</td>
<td>None</td>
</tr>
</tbody>
</table>
Figure 5-1. PWM Output Mode

- Internal count clock = fxx/32
- Disables external event count input.
- Sets timer mode to PWM output mode.
- Disables TOB03 output.
- Disables TOB02 output.
- Enables TOB01 output.
- Enables TOB00 output.
- No external event count input edge detection
- Sets compare register.
### CHAPTER 6 FREE-RUNNING TIMER MODE

| [Function] | Starts operation of the 16-bit counter by setting the TAB0CTL0.TAB0CE bit to 1. |
|            | Inverts the TOB00 pin output upon a match between the CCR0 buffer register and the count value of the 16-bit counter (compare function). |
|            | Stores the count value of the 16-bit counter in the TAB0CCR1 register when the valid edge of the capture trigger input (TIB01 pin) is detected (capture function). |
|            | After counting up to FFFFH, generates an overflow interrupt request signal (INTTB0OV) at the next clock and clears to 0000H to continue counting. |
|            | The compare function and capture function can be implemented with TAB0 and TAB1. |

| [Function name] | main |
| [Argument] | None |
| [Processing content] | Performs count operation of an fxx/32 count clock, generates an interrupt by inverting the TOB00 pin output upon the count subsequent to the count whose value matches the value of the CCR0 buffer register, and clears the 16-bit counter. |
|            | Generates an interrupt by capturing the counter value to the TAB0CCR1 register when a valid edge is detected from the TIB01 pin. |
|            | Generates an INTTB0OV interrupt when a counter overflow is detected. |
|            | The TOB00 pin start output at high level. |

| [SFR used] | None |
| [call function] | timerab_free_running_ini, timerab_free_running_st |
| [Variable] | None |
| [Interrupts] | timerab_TAB0CC0_int |
|            | timerab_TAB0CC1_int |
|            | timerab_TAB0OV_int |
| [Interrupt sources] | INTTB0CC0 |
|            | INTTB0CC1 |
|            | INTTB0OV |
| [File name] | timerab_free_running \MAIN.C |
| [Caution] | None |
### CHAPTER 6  FREE-RUNNING TIMER MODE

<table>
<thead>
<tr>
<th>[Function name]</th>
<th>timerab_free_running_ini</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Argument]</td>
<td>None</td>
</tr>
<tr>
<td>[Processing content]</td>
<td>Sets the TAB0 operation and interrupts, and sets the alternate function of the P10 pin to the TIB01 input, and the P17 pin to the TOB00 output.</td>
</tr>
</tbody>
</table>
| [SFRs used]           | TAB0CTL0.TAB0CE: 0 (Disables TAB0 operation.)  
PFC1: 0x01 (Sets TOB00 output pin, TIB01 input pin.) 
PFCE1: 0x00 (Sets TOB00 output pin, TIB01 input pin.) 
PMC1: 0x81 (Sets TOB00 output pin, TIB01 input pin.) 
IMR1.TB0CCMK0: 0 (Enables INTTB0CC0 interrupt.) 
IMR1.TB0CCMK1: 0 (Enables INTTB0CC1 interrupt.) 
IMR1.TB0CCMK2: 1 (Disables INTTB0CC2 interrupt.) 
IMR1.TB0CCMK3: 1 (Disables INTTB0CC3 interrupt.) 
IMR1.TB0OVMK: 0 (Enables INTTB0OV interrupt.) |
| [call function]       | timerab_free_running                             |
| [Variable]            | None                                             |
| [File name]           | timerab_free_running\timerab_6.c                  |
| [Caution]             | None                                             |
### Function: timerab_free_running

**[Function name]** timerab_free_running  
**[Argument]** None  
**[Processing content]** Sets TAB0 control register.  
**[SFRs used]**  
- TAB0CTL0: 0x05 (Sets count clock to fXX/32.)  
- TAB0CTL1: 0x05 (Sets free-running timer mode.)  
- TAB0IOC0: 0xA9 (Sets TOB00 pin output to high-level start, enables timer output, sets TOB01 to TOB03 pins’ output to low-level start, disables timer output.)  
- TAB0IOC1: 0x08 (Sets valid edge of the capture trigger input signal (TIB01 pin) to falling edge detection.)  
- TAB0IOC2: 0x00 (Sets valid edge of the external event count input signal (EVTB0 pin) to no edge detection.)  
- TAB0OPT0: 0x20 (Sets TAB0CCR0, TAB0CCR2, and TAB0CCR3 as compare registers, and TAB0CCR1 as capture register.)  
- TAB0CCR0: 4999 (Compare register of 16-bit counter)  
- TAB0CCR2: 0xFFFF (Compare register of 16-bit counter)  
- TAB0CCR3: 0xFFFF (Compare register of 16-bit counter)  
**[call function]** None  
**[Variable]** None  
**[File name]** timerab_free_running/timerab_6.c  
**[Caution]**  
- When the TAB0CCR2 and TAB0CCR3 registers are not used, it is recommended to set the TAB0CCR2 and TAB0CCR3 registers to FFFFH. Mask with the interrupt mask flag (IMR1.TB0CCMK2, IMR1.TB0CCMK3).  

### Function: timerab_free_running_st

**[Function name]** timerab_free_running_st  
**[Argument]** None  
**[Processing content]** Starting function of timerab_free_running  
**[Starting method]** Call this function after calling the timerab_free_running function.  
**[SFR used]** TAB0CTL0.TAB0CE: 1 (Enables TAB0 operation.)  
**[call function]** None  
**[Variable]** None  
**[File name]** timerab_free_running/timerab_6.c  
**[Caution]** None
Interrupt function

<table>
<thead>
<tr>
<th>[Function name]</th>
<th>timerab_TAB0CC0_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Overview]</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>[Source]</td>
<td>INTTB0CC0 Match between the count value of the 16-bit counter and CCR0 buffer register</td>
</tr>
<tr>
<td>[call function]</td>
<td>None</td>
</tr>
<tr>
<td>[Variable]</td>
<td>None</td>
</tr>
<tr>
<td>[File name]</td>
<td>timerab_free_running	imerab_6.c</td>
</tr>
<tr>
<td>[Caution]</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>[Function name]</th>
<th>timerab_TAB0CC1_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Overview]</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>[Source]</td>
<td>INTTB0CC1 Detects valid edge of the TIB01 pin input.</td>
</tr>
<tr>
<td>[call function]</td>
<td>None</td>
</tr>
<tr>
<td>[Variable]</td>
<td>None</td>
</tr>
<tr>
<td>[File name]</td>
<td>timerab_free_running	imerab_6.c</td>
</tr>
<tr>
<td>[Caution]</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>[Function name]</th>
<th>timerab_TAB0OV_int</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Overview]</td>
<td>Defined by the user.</td>
</tr>
<tr>
<td>[Source]</td>
<td>INTTB0OV 16-bit counter overflow occurrence</td>
</tr>
<tr>
<td>[call function]</td>
<td>None</td>
</tr>
<tr>
<td>[Variable]</td>
<td>None</td>
</tr>
<tr>
<td>[File name]</td>
<td>timerab_free_running	imerab_6.c</td>
</tr>
<tr>
<td>[Caution]</td>
<td>None</td>
</tr>
</tbody>
</table>
Figure 6-1. Free-Running Timer Mode

- Internal count clock = fxx/32
- Disables external event count input.
- Sets timer mode to free-running timer mode.
- Disables TOB03 output.
- Disables TOB02 output.
- Disables TOB01 output.
- Enables TOB00 output.
- Capture trigger input (TIB01) falling edge detection.
- No external event count input edge detection
- TAB0CCR1 = capture register
- TAB0CCR0, TAB0CCR2, TAB0CCR3 = compare registers
- Sets compare register.

```
INTTB0OV
(ret)

INTTB0CC0
(TAB0 timer/event counter setting)

INTTB0CC1
(TAB0 timer/event counter (starting))
```
CHAPTER 7 PULSE WIDTH MEASUREMENT MODE

<table>
<thead>
<tr>
<th>[Function]</th>
<th>Starts operation of the 16-bit counter by setting the TAB0CTL0.TAB0CE bit to 1. Stores the count value to the TAB0CCR0 register when the valid edge of the capture trigger input (TIB00 pin) is detected, and clears the 16-bit counter. Measures the valid edge interval of the TIB00 pin by generating an interrupt when the valid edge of the TIB00 pin input is detected and reading the TAB0CCR0 register value. Can be implemented with TAB0 and TAB1.</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Function name]</td>
<td>main</td>
</tr>
<tr>
<td>[Argument]</td>
<td>None</td>
</tr>
<tr>
<td>[Processing content]</td>
<td>Performs count operation of an fxx/32 count clock, generates an interrupt by storing the count value of the 16-bit counter to the TAB0CCR0 register when the valid edge of the TIB00 pin input is detected, and clears the 16-bit counter. Generates an INTTB0OV interrupt when a 16-bit counter overflow is detected.</td>
</tr>
<tr>
<td>[SFR used]</td>
<td>None</td>
</tr>
<tr>
<td>[call function]</td>
<td>timerab_pulse_measure_ini, timerab_pulse_measure_st</td>
</tr>
<tr>
<td>[Variable]</td>
<td>None</td>
</tr>
<tr>
<td>[Interrupts]</td>
<td>timerab_TAB0CC0_int</td>
</tr>
<tr>
<td></td>
<td>timerab_TAB0OV_int</td>
</tr>
<tr>
<td>[Interrupt sources]</td>
<td>INTTB0CC0</td>
</tr>
<tr>
<td></td>
<td>INTTB0OV</td>
</tr>
<tr>
<td>[File name]</td>
<td>timerab_pulse_measure\MAIN.C</td>
</tr>
<tr>
<td>[Caution]</td>
<td>None</td>
</tr>
</tbody>
</table>

The pulse width can be calculated by the following formula.

\[
\text{Pulse width} = \text{captured value} \times \text{Count clock cycle}
\]

The pulse width when the 16-bit counter overflow is detected can be calculated by the following formula.

\[
\text{Pulse width} = (10000H \times \text{number of times the TAB0OVF bit is set + captured value}) \times \text{count clock cycle}
\]
### Function: timerab_pulse_measure_ini

**Argument:** None

**Processing content:** Sets the TAB0 operation and interrupts, sets the alternate function of the P13 pin to TIB00 input.

**SFRs used:**
- TAB0CTL0.TAB0CE: 0x0 (Disables TAB0 operation.)
- PFC1: 0x08 (Sets TIB00 input pin.)
- PFCE1: 0x00 (Sets TIB00 input pin.)
- PMC1: 0x08 (Sets TIB00 input pin.)
- IMR1.TB0CCMK0: 0 (Enables INTTB0CC0 interrupt.)
- IMR1.TB0CCMK1: 1 (Disables INTTB0CC1 interrupt.)
- IMR1.TB0CCMK2: 1 (Disables INTTB0CC2 interrupt.)
- IMR1.TB0CCMK3: 1 (Disables INTTB0CC3 interrupt.)
- IMR1.TB0OVMK: 0 (Enables INTTB0OV interrupt.)

**Call function:** timerab_pulse_measure

**Variable:** None

**File name:** timerab_pulse_measure\timerab_7.c

**Caution:** None

---

### Function: timerab_pulse_measure

**Argument:** None

**Processing content:** Sets TAB0 control register.

**SFRs used:**
- TAB0CTL0: 0x05 (Sets count clock to fxx/32.)
- TAB0CTL1: 0x06 (Sets pulse width measurement mode.)
- TAB0IOC1: 0x02 (Sets valid edge of the capture trigger input signal (TIB00 pin) to falling edge detection.)
- TAB0IOC2: 0x00 (Sets valid edge of the external event count input signal (EVTB0 pin) to no edge detection.)
- TAB0OPT0: 0x00 (Sets to the initial value.)

**Call function:** None

**Variable:** None

**File name:** timerab_pulse_measure\timerab_7.c

**Caution:** None
### Function: `timerab_pulse_measure_st`

- **Function name**: `timerab_pulse_measure_st`
- **Argument**: None
- **Processing content**: Starting function of `timerab_pulse_measure`
- **Starting method**: Call this function after calling the `timerab_pulse_measure` function.
- **SFR used**: `TAB0CTL0.TAB0CE`: 1 (Enables TAB0 operation.)
- **Call function**: None
- **Variable**: None
- **File name**: `timerab_pulse_measure`/`timerab_7.c`
- **Caution**: None

#### Interrupt function

- **Function name**: `timerab_TAB0CC0_int`
- **Overview**: Defined by the user.
- **Source**: `INTTB0CC0` TIB0 pin input valid edge detection
- **Call function**: None
- **Variable**: None
- **File name**: `timerab_pulse_measure`/`timerab_7.c`
- **Caution**: None

- **Function name**: `timerab_TAB0OV_int`
- **Overview**: Defined by the user.
- **Source**: `INTTB0OV` 16-bit counter overflow occurrence
- **Call function**: None
- **Variable**: None
- **File name**: `timerab_pulse_measure`/`timerab_7.c`
- **Caution**: None
Figure 7-1. Pulse Width Measurement Mode

- Internal count clock = fxx/32
- Enables TIB00 pin falling edge detection
- Sets TAB0 timer/event counter setting
- No external event count input edge detection

Flowchart:

1. main
   - EI
2. timerab_pulse_measure
   - TAB0 timer/event counter (setting)
   - TAB0CE = 0
   - PFC1 = 0x08
   - PFCE1 = 0x00
   - PMC1 = 0x08
   - TB0CCMK0 = 0
   - TB0CCMK1 = 1
   - TB0CCMK2 = 1
   - TB0CCMK3 = 1
   - TB0OVMK = 0
3. timerab_pulse_measure
   - ret
4. timerab_pulse_measure
   - TAB0CE = 1
   - ret
5. timerab_pulse_measure
   - ret

Legend:
- TAB0CE: Enables TAB0 count operation.
- Sets alternate-function pins.
- Sets interrupt mask flag.
- TAB0 timer/event counter setting
- TIB0CC0: (TIB00 pin falling edge detection)
- TIB0OV: (16-bit counter overflow occurrence)
For further information, please contact:

NEC Electronics Corporation
1753, Shimonumabe, Nakahara-ku,
Kawasaki, Kanagawa 211-8668,
Japan
Tel: 044-435-5111
http://www.necel.com/

[America]
NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000 800-366-9782
http://www.am.necel.com/

[Europe]
NEC Electronics (Europe) GmbH
Arcadiastrasse 10
40472 Düsseldorf, Germany
Tel: 0211-65030
http://www.eu.necel.com/

Hanover Office
Podbielskistrasse 166 B
30177 Hannover
Tel: 0 511 33 40 2-0

Munich Office
Werner-Eckert-Strasse 9
81829 München
Tel: 0 89 92 10 03-0

Stuttgart Office
Industriestrasse 3
70565 Stuttgart
Tel: 0 711 99 01 0-0

United Kingdom Branch
Cygns House, Sunrise Parkway
Linford Wood, Milton Keynes
MK14 6NP, U.K.
Tel: 01908-691-133

Succursale Française
9, rue Paul Dautier, B.P. 52
78142 Velizy-Villacoublay Cédex, France
Tel: 01-3067-5800

Sucursal en España
Juan Esplandiu, 15
28007 Madrid, Spain
Tel: 091-504-2787

Tyskland Filial
Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 638 72 00

Filiale Italiana
Via Fabio Filzi, 25/A
20124 Milano, Italy
Tel: 02-667541

Branch The Netherlands
Steijgerweg 6
5616 HS Eindhoven
The Netherlands
Tel: 040 265 40 10

[Asia & Oceania]
NEC Electronics (China) Co., Ltd
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: 010-8235-1155
http://www.cn.necel.com/

Shanghai Branch
Room 2509-2510, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area, Shanghai, P.R.China P.C:200120
Tel:021-5888-5400
http://www.cn.necel.com/

Shenzhen Branch
Unit 01, 39/F, Excellence Times Square Building,
No. 4068 Yi Tian Road, Futian District, Shenzhen,
P.R.China P.C:518048
Tel:0755-8282-9800
http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.
Unit 1601-1613, 16/F., Tower 2, Grand Century Place,
193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: 2886-9318
http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.
7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R. O. C.
Tel: 02-8175-9600
http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.
238A Thomson Road,
#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
http://www.sg.necel.com/

NEC Electronics Korea Ltd.
11F., Samik Lavied’or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku,
Seoul. 135-080, Korea
Tel: 02-558-3737
http://www.kr.necel.com/