Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Preliminary Application Note

V850E/IF3, V850E/IG3

32-bit Single-Chip Microcontrollers

6-Phase PWM Output Control by Timer AB, Timer Q Option, Timer AA, A/D Converters 0 and 1

V850E/IF3: μPD70F3451 μPD70F3452 V850E/IG3: μPD70F3453 μPD70F3454

Document No. U18717EJ1V0AN00 (1st edition) Date Published August 2007 N

© NEC Electronics Corporation 2007 Printed in Japan [MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany or a trademark in the United States of America.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special", and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics products before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

INTRODUCTION

- Cautions 1. This Application Note explains a case where the V850E/IG3 (μ PD70F3454GC-8EA-A) is used as a representative microcontroller. Use this Application Note for your reference when using the V850E/IG3 (other than the μ PD70F3454GC-8EA-A) and V850E/IF3.
 - 2. Download the program used in this manual from the page of Programming Examples (http://www.necel.com/micro/en/designsupports/sampleprogram/index.html) in the NEC Electronics Website (http://www.necel.com/).
 - 3. When using sample programs, reference the following startup routine and link directive file and adjust them if necessary.
 - Startup routine: ig3_start.s
 - Link directive file: ig3_link.dir
 - 4. This sample program is provided for reference purposes only and operations are therefore not subject to guarantee by NEC Electronics Corporation. When using sample programs, customers are advised to sufficiently evaluate this product based on their systems, before use.

Target ReadersThis Application Note is intended for users who understand the functions of the
V850E/IF3 and V850E/IG3, and who design application systems that use these
microcontrollers. The applicable products are shown below.

- V850E/IF3 μPD70F3451, 70F3452
- V850E/IG3 μPD70F3453, 70F3454

 Purpose
 This Application Note explains, for your reference, how to set a 6-phase PWM output mode and A/D conversion starting trigger timing using 16-bit timer/event counter AB0 (TAB0), timer Q0 option (TMQOP0), 16-bit timer/event counter AA0 (TAA0), and A/D converters 0 and 1 which are necessary for inverter control of a 3-phase motor by the V850E/IF3 or V850E/IG3.

Organization This Application Note is divided into the following sections.

- Hardware configuration
- File configuration

Control method

- Flowchart
- Program configuration
- Settings

How to Use This Manual It is assumed that the reader of this Application Note has general known fields of electrical engineering, logic circuits, and microcontrollers.		ation Note has general knowledge in the and microcontrollers.		
For details of hardware functions (especially r and electrical specifications			v register functions, setting methods, etc.)	
	\rightarrow See the V850E/IF3, V850E/IG3 Hardware User's Manual.			
For details of instruction functions				
	\rightarrow See the V850E1 Architecture User's Manual.			
Conventions	Data significance:	Higher digit	s on the left and lower digits on the right	
	Active low representation:	xxx (overscore over pin or signal name)		
	Memory map address:	Higher addresses on the top and lower addresses on the bottom		
	Note:	Footnote for item marked with Note in the text		
	Caution:	Information requiring particular attention		
	Remark:	Supplementary information		
	Numeric representation: Binary xxxx or xxxxB		xxx or xxxxB	
		Decimal	xxxx	
		Hexadecim	al xxxxH	
	Prefix indicating the power			
	of 2 (address space,			
	memory capacity):	K (kilo):	2 ¹⁰ = 1,024	
		M (mega):	$2^{20} = 1,024^{2}$	
		G (giga):	$2^{30} = 1,024^{3}$	
	Data type:	Word:	32 bits	
		Halfword:	16 bits	
		Byte:	8 bits	

Product Differences The differences between the V850E/IG3 and the V850E/IF3 related to the timer Q option (TMQOP) and 16-bit timer/event counter AA (TAA) are shown below.

Item		V850E/IG3	V850E/IF3
TMQOP	TOA3OFF	Available	None
ТАА	TIA30 pin	Available	None
	TIA31 pin	Available	None
	TOA30 pin	Available	None
	TOA31 pin	Available	None

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850E/IF3 and V850E/IG3

Document Name	Document No.
V850E1 Architecture User's Manual	U14559E
V850E/IF3, V850E/IG3 Hardware User's Manual	U18279E
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (UARTA) Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (UARTB) Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (CSIB) Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (I ² C) Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for DMA Function Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Timer M Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Watchdog Timer Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Timer AA Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Timer AB Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Timer T Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Port Function Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Clock Generator Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Standby Function Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Interrupt Function Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for A/D Converters 0 and 1 Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for A/D Converter 2 Application Note	To be prepared
V850E/IF3, V850E/IG3 Sample Programs for Low-Voltage Detector (LVI) Function Application Note	To be prepared
V850E/IF3, V850E/IG3 6-Phase PWM Output Control by Timer AB, Timer Q Option, Timer AA, A/D Converters 0 and 1 Application Note	This manual

Document Name	Document No.	
QB-V850EIX3 In-Circuit Emulator	U18651E	
QB-V850MINI On-Chip Debug Emulator	U17638E	
QB-MINI2 On-Chip Debug Emulator with Prog	ramming Function	U18371E
CA850 Ver. 3.00 C Compiler Package	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directives	U17294E
PM+ Ver. 6.30 Project Manager		U18416E
ID850QB Ver. 3.40 Integrated Debugger	Operation	U18604E
TW850 Ver. 2.00 Performance Analysis Tuning	U17241E	
SM+ System Simulator	Operation	U18601E
	User Open Interface	U18212E
RX850 Ver. 3.20 Real-Time OS	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.21 Real-Time OS	Basics	U18165E
	Installation	U17421E
	Technical	U13772E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyze	U17423E	
PG-FP4 Flash Memory Programmer	U15260E	

CONTENTS

CHAPTE	R 1 HARDWARE CONFIGURATION	10
1.1	Operation	10
1.2	System Configuration	10
1.3	CPU Block	11
	1.3.1 Memory map	11
	1.3.2 Pin assignment	12
	1.3.3 On-chip peripheral I/O	15
СНАРТЕ	R 2 CONTROL METHOD	17
2.1	Control Block	17
2.2	3-Phase Voltage Conversion	18
2.3	Register Settings	19
СНАРТЕ	R 3 PROGRAM CONFIGURATION	58
3.1	Configuration of 3-Phase PWM Driver	58
3.2	Global Variables	59
3.3	Definitions of Constants	61
3.4	Setting of Dead Time	62
3.5	Determining PWM Pulse	62
3.6	A/D Conversion	64
	3.6.1 Conversion start trigger timing of A/D converters 0 and 1 for synchronization operation	64
	3.6.2 A/D conversion completion time	65
3.7	Arguments	66
СНАРТЕ	R 4 FILE CONFIGURATION	68
4.1	File Configuration	68
4.2	Explanation of Source Files	69
СНАРТЕ	R 5 FLOWCHART	70
5.1	Initialization Processing	70
5.2	Global Variable Processing (common.c)	70
5.3	Global Variable Processing (common.h)	71
5.4	MAIN Processing	71
5.5	PWM Processing	72
5.6	High-Impedance Setting Processing	73
5.7	TAB0 Valley Interrupt (INTTB0OV) Servicing	74
5.8	A/D Converters 0 and 1 Conversion Completion Processing	74
5.9	sin2 Calculation Processing	75
5.10	sins Calculation Processing	76
CHAPTE	R 6 SETTINGS	77
6.1	Settings of 3-Phase PWM Driver	77
APPEND	IX A INTERFACE BETWEEN MODULES	78

CHAPTER 1 HARDWARE CONFIGURATION

This chapter describes the hardware configuration of the 3-phase PWM driver.

1.1 Operation

The following shows the main functions of the 3-phase PWM driver.

- Pulse duty for U, V, and W phases can be set freely by specifying the d axis, q axis, and rotational coordinates (θ).
- PWM pulse of the same duty can be continuously output in output lock mode.
- PWM output pins (TOB0T1 to TOB0T3, TOB0B1 to TOB0B3) can be set to high-impedance state by software.
- The start trigger for conversion of A/D converters 0 and 1 can be generated in synchronization with carrier cycles.

1.2 System Configuration

The system configuration is shown below.





1.3 CPU Block

The 3-phase PWM driver inputs an 8 MHz clock to the V850E/IG3 (μ PD70F3454GC-8EA-A) and operates at 64 MHz by multiplying the clock by eight. The internal RAM size of the V850E/IG3 (μ PD70F3454GC-8EA-A) is 12 KB.

1.3.1 Memory map

The memory map is shown below.





1.3.2 Pin assignment

Pin assignments of the V850E/IG3 (μ PD70F3454GC-8EA-A) are shown below.

Pin No.	Pin Name	I/O Mode Setting	Signal Name	Active Level
1	EV _{SS1}	-	Ground potential for internal unit	GND
2	ANI00	Input	Motor drive current for A/D converter 0	0 to +5 V
3	ANI01	_	Unused	_
4	ANI02	_		_
5	AIN03	_		_
6	AIN04	_		_
7	AV _{SS0}	-	Ground potential for A/D converter 0	GND
8	AV _{REFP0}	_	Reference voltage input for A/D converter 0	+5 V
9	AVDD0	-	Positive power supply for A/D converter 0	+5 V
10	AV _{DD1}	-	Positive power supply for A/D converter 1	+5 V
11	AV _{REFP1}	_	Reference voltage input for A/D converter 1	+5 V
12	AV _{SS1}	_	Ground potential for A/D converter 1	GND
13	ANI14	-	Unused	_
14	ANI13	-		_
15	ANI12	-		-
16	ANI11	-		_
17	ANI10	_	Motor drive current for A/D converter 1	0 to +5 V
18	P77	Input	Unused	_
19	P76	Input		_
20	P75	Input		-
21	P74	Input		-
22	P73	Input		_
23	P72	Input		_
24	P71	Input		-
25	P70	Input		_
26	AV _{DD2}	-	Positive power supply for A/D converter 2	+5 V
27	AVss2	-	Ground potential for A/D converter 2	+5 V
28	P20	Input	Unused	_
29	P21	Input		_
30	P22	Input		_
31	P23	Input		-
32	P24	Input		_
33	P25	Input		_
34	P26	Input		_
35	VDD0	_	Positive power supply for internal unit	+5 V
36	REGC0	_	Regulator output stabilization capacitor connection	_
37	V _{SS0}	-	Ground potential for internal unit	GND
38	X1	Input	Unused	-
39	X2	-		_

Table 1-1. V850E/IG3 (µPD70F3454GC-8EA-A) Pin Assignment (1/3)

Pin No.	Pin Name	I/O Mode Setting	Signal Name	Active Level
40	RESET	Input	System reset input	L
41	EV _{DD2}	-	Positive power supply for external pin	GND
42	EVss2	-	Ground potential for external pin	GND
43	DRST	Input	Debug reset input for on-chip debug emulator (used only in debugging)	L
44	DDO	Output	Debug data output for on-chip debug emulator (used only in debugging)	L
45	P27	Input	Unused	-
46	FLMD0	Input	Flash memory programming mode setting pin	н
47	RXDA0	Input	Serial receive data input for UARTA0	L
48	TXDA0	Output	Serial transmit data output for UARTA0	L
49	P42	Input	Unused	-
50	P43	Input		-
51	P44	Input		-
52	P45	Input		-
53	P46	Input		-
54	P47	Input		-
55	P30	Input		-
56	P31	Input		-
57	P32	Input		-
58	P33	Input		-
59	P34	Input		-
60	P35	Input		-
61	P36	Input		-
62	P37	Input		-
63	P07	Input		-
64	EV _{SS0}	-	Ground potential for external pin	GND
65	EVDD0	-	Positive power supply for external pin	+5 V
66	PDL15	Input (output in debugging)	Output ports for debugging	– (H in debugging)
67	PDL14	Input (output in debugging)		– (H in debugging)
68	PDL13	Input (output in debugging)		– (H in debugging)
69	PDL12	Input (output in debugging)		– (H in debugging)
70	PDL11	Input (output in debugging)		– (H in debugging)
71	PDL10	Input (output in debugging)		– (H in debugging)
72	PDL9	Input (output in debugging)		– (H in debugging)
73	PDL8	Input (output in debugging)		– (H in debugging)
74	PDL7	Input (output in debugging)		– (H in debugging)
75	PDL6	Input (output in debugging)		- (H in debugging)

Remark L: low level

H: high level

Pin No.	Pin Name	I/O Mode Setting	Signal Name	Active Level
76	FLMD1	Input	Flash memory programming mode setting pin	Н
77	PDL4	Input (output in debugging)	Output ports for debugging	 – (H in debugging)
78	PDL3	Input (output in debugging)		– (H in debugging)
79	PDL2	Input (output in debugging)		– (H in debugging)
80	PDL1	Input (output in debugging)		– (H in debugging)
81	PDL0	Input (output in debugging)		– (H in debugging)
82	P06	Input	Unused	-
83	P05	Input		_
84	P04	Input		_
85	V _{SS1}	-	Ground potential for internal unit	GND
86	REGC1	_	Regulator output stabilization capacitor connection	-
87	V _{DD1}	-	Positive power supply for internal unit	+5 V
88	P03	Input	Unused	-
89	P02	Input		_
90	P01	Input		_
91	P00	Input		-
92	P17	Input		-
93	P16	Input		-
94	TOB0B3	Output	W phase output	-
95	TOB0T3	Output	W phase output	-
96	TOB0B2	Output	V phase output	-
97	TOB0T2	Output	V phase output	-
98	TOB0B1	Output	U phase output	_
99	TOB0T1	Output	U phase output	_
100	EV _{DD1}	-	Positive power supply for external pin	+5 V

Table 1-1. V850E/IG3 (µPD70F3454GC-8EA-A) Pin Assignment (3/3)

Remark H: high level

1.3.3 On-chip peripheral I/O

The following peripheral I/Os are used in the 3-phase PWM driver.

On-Chip Peripheral I/O Function Name	Function
(V850E/IG3 (µPD70F3454GC-8EA-A))	
PDL0 to PDL4, PDL6 to PDL15	For debugging (used only for debugging, not used for any other purpose)
Timer AB0 (TAB0) + TMQ0 option (TMQOP0) + Timer AA0 (TAA0)	PWM output
ANI00	Motor drive current for A/D converter 0
ANI10	Motor drive current for A/D converter 1
On-chip debug function (MINICUBE, MINICUBE2)	Using DCU: MINICUBE used Without using DCU: MINICUBE2

Table 1-2. On-Chip Peripheral I/Os Used

(1) Description of on-chip peripheral I/O function

(a) Output ports for debugging

Ports used in program debugging. Do not input/output for any other purpose.

(b) PWM output

- TAB0: Sets the PWM timer count and duty ratio in 6-phase PWM output mode.
- TMQOP0: Appends a dead time to PWM, generated by TAB0.
- TAA0: Synchronizes TAA0 and TAB0, and generates the start trigger for conversion of A/D converters 0 and 1.

PWM settings by the 3-phase PWM driver are as follows.

Carrier frequency: 20 kHzDead time:4 μ sCulling rate:1/1

Table 1-3. PWM Output Pin Output Level

TOB0T1 to TOB0T3, TOB0B1 to TOB0B3	Output Level
Before execution of CALL instruction for 3-phase PWM	High impedance
While 3-phase PWM driver is operating	High impedance/high level/low level

(c) ANI00

In response to the trigger from TAA0, performs A/D conversion of the ANI00 value. After the A/D conversion completes, generates the A/D0 conversion completion interrupt (INTAD0) of the priority level 4.

ANI00:0 to +5 VINTTA0CC0 trigger timing:1 μ s after the TAB0 valley interrupt (INTTB0OV) of the carrier cycleA/D conversion completion time:2 μ s

(d) ANI10

In response to the trigger from TAA0, performs A/D conversion of the ANI10 value. After the A/D conversion completes, generates the A/D1 conversion completion interrupt (INTAD1) of the priority level 4.

ANI10:0 to +5 VINTTA0CC1 trigger timing:1 μ s after the TAB0 valley interrupt (INTTB0OV) of the carrier cycleA/D conversion completion time:2 μ s

(e) On-chip debug function

The on-chip debug function of the V850E/IG3 (μ PD70F3454GC-8EA-A) can be realized in the following two ways.

- Debugging using DCU (debug control unit) (using MINICUBE) By using the DRST, DCK, DMS, DDI, and DDO pins as debug interface pins, on-chip debugging is realized by the internal DCU of the V850E/IG3.
- Debugging without using DCU (using MINICUBE2) On-chip debugging is realized by MINICUBE2 without using the DCU but by using the user resources.

For how to connect to the on-chip debug emulator (MINICUBE, MINICUBE2), refer to the manual of the debugger used.

CHAPTER 2 CONTROL METHOD

2.1 Control Block

The control block diagram of the 3-phase PWM driver is shown below.





(1) Mode identification

Mode of the 3-phase PWM driver can be identified in accordance with the software state. Modes of the 3-phase PWM driver are as follows.

- Direct mode: PWM duty ratio set by value0 to value2 is used as the PWM voltage.
- dq conversion mode: PWM voltage is determined by d axis voltage, q axis voltage, and rotation position (θ).
- Output lock mode: PWM voltage previously set by the 3-phase PWM driver is output.

(2) 3-phase voltage conversion

Coordinate transformation processing is performed in the dq conversion mode.

(3) Retention PWM

PWM voltage previously set by the 3-phase PWM driver is retained.

(4) PWM setting

PWM voltage is calculated and output to registers of the V850E/IG3 (µPD70F3454GC-8EA-A).

2.2 3-Phase Voltage Conversion

The following shows the formula to convert the dq axes voltage into the 3-phase coordinate.

```
Phase U voltage = (d axis voltage \times \sin(\theta + 90^\circ)) - (q axis voltage \times \sin(\theta))
Phase V voltage = (d axis voltage \times \sin(\theta + 330^\circ)) - (q axis voltage \times \sin(\theta + 240^\circ))
Phase W voltage = -Phase U voltage - Phase V voltage
```

2.3 Register Settings

(1) System wait control register (VSWC)

The VSWC register is set as follows.

VSWC register = 13H

VSWC	7	6	5	4	3	2	Address: F	FFFF06EH				
After reset	0	1	1	1	0	1	1	1				
Bit name	-	_	_	-	_	_	-	_				
Set value	0	0	0	1	0	0	1	1				
	Wait for bus access to the on-chip peripheral I/O register											
	4 waits in 64 MHz operation											
Caution Set the V	/SWC regi	ister by u	ising the	startup re	outine (ig	3_start.s	s).					

(2) PLL control register (PLLCTL)

The PLLCTL register is set as follows.

PLLCTL register = 03H

PLLCTL						A	ddress: FFF	FF82CH
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	1
Bit name	0	0	0	0	0	0	SELPLL	1
Set value	0	0	0	0	0	0	1	1
	SELPLL			CPU ope	ration clock	selection		
	1	PLL mode	•					

(3) Processor clock control register (PCC)

The PCC register is set as follows.

PCC r	egister =	: 00H
-------	-----------	-------

7 6 5 4 3 2 After reset 0 0 0 0 0 0	1							
After reset 0 0 0 0 0 0 Dit reset 0								
	1							
	CK1							
Set value 0 0 0 0 0 0 0	0							
CK1 CK0 Clock selection (fclk/fcPU)	Clock selection (fcLk/fcPU)							
0 0 f _{xx}	0 0 fxx							

(4) Power save control register (PSC)

The PSC register is set as follows.

PSC register = 00H



(5) Power save mode register (PSMR)

The PSMR register is set as follows.

PSMR register = 00H

After reset	0	0	0	0	0	0	0	0				
Bit name	0	0	0	0	0	0	0	PSM0				
Set value	0	0	0	0	0	0	0	0				
	PSM0	PSM0 Operation specification in software standby mode										
	0											

(6) Oscillation stabilization time select register (OSTS)

The OSTS register is set as follows.

OSTS register = 04H

7 6 5 4 3 2 1 0 After reset 0 0 0 0 0 1 0 0 Bit name 0 0 0 0 0 0 1 0 0 Set value 0 0 0 0 0 1 0 0 OSTS3 OSTS2 OSTS1 OSTS0 Selection of oscillation
After reset 0 0 0 0 0 1 0 0 Bit name 0 0 0 0 0 OSTS3 OSTS2 OSTS1 OSTS3 Set value 0 0 0 0 0 1 0 0 OSTS3 OSTS2 OSTS1 OSTS0 Selection of oscillation
Bit name 0 0 0 0 OSTS3 OSTS2 OSTS1 OSTS0 Set value 0 0 0 0 0 1 0 0 OSTS3 OSTS3 OSTS2 OSTS1 OSTS0 Selection of oscillation
Set value 0 0 0 0 1 0 0 OSTS3 OSTS2 OSTS1 OSTS0 Selection of oscillation
OSTS3 OSTS2 OSTS1 OSTS0 Selection of oscillation
stabilization time (tx = 8 MHz)
0 1 0 0 2 ¹⁴ /fx (2.05 ms)

(7) Clock monitor mode register (CLM)

The CLM register is set as follows.

CLM register = 00H

Bit name 0 0 0 0 0 0 CLME Set value 0	After reset	0	0	0	0	0	0	0	0			
Set value 0	Bit name	0	0	0	0	0	0	0	CLME			
	Set value	0	0	0	0	0	0	0	0			
CLME Clock monitor operation control		CLME			Clock mo	nitor operat	tion control					
0 Clock monitor operation disabled		0	Clock mo	Clock monitor operation disabled								

(8) Port 1 mode control register (PMC1)

The PMC1 register is set as follows.

PMC1 register = 3FH

	7	6	5	4	3	2	1	0			
After reset	0	0	0	0	0	0	0	0			
Bit name	PMC17	PMC16	PMC15	PMC14	PMC13	PMC12	PMC11	PMC10			
Set value	0	0	1	1	1	1	1	1			
	PMC17		Specific	ation of ope	erating mod	de of P17 p	oin				
	0	I/O port									
	PMC16		Specific	ation of ope	erating mod	de of P16 p	oin				
	0	I/O port									
	PMC15		Specific	ation of ope	erating mod	de of P15 p	oin				
	1	TOB0B3 o	output/TRG	B0 input/A	5 output						
	PMC14	Specification of operating mode of P14 pin									
	1	TOB0T3 output/EVTB0 input/A4 output									
	PMC13	Specification of operating mode of P13 pin									
	1	TOB0B2 of	output/TIB0	0 input/A3	output						
	PMC12		Specific	ation of ope	erating mod	de of P12 p	oin				
	1	TOB0T2 o	output/TIB0	3 input/TO	B03 output	/A2 output					
	PMC11		Specifica	tion of ope	rating mod	e of P11 p	in				
	1	TOB0B1 o	output/TIB0	2 input/TO	B02 output	A1 output					
	PMC10		Specifica	tion of ope	rating mod	e of P10 p	in				
	1	TOB0T1 c	output/TIB0	1 input/TO	B01 output	A0 output					

(9) Port 1 function control register (PFC1), port 1 function control expansion register (PFCE1)

The PFC1 and PFCE1 registers are set as follows.

PFC1 register = 00H PFCE1 register = 00H

							Address: F	
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	PFCE15	PFCE14	PFCE13	PFCE12	PFCE11	PFCE10
Set value	0	0	0	0	0	0	0	0
PFC1							Address: F	FFFF462H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	PFC15	PFC14	PFC13	PFC12	PFC11	PFC10
Set value	0	0	0	0	0	0	0	0
	PFCE15	PFC15	Spe	cification o	f alternate	function of	P15 pin	
	0	0	TOB0B3 c	output				
	PFCE14	PFC14	Spe	cification o	f alternate i	function of	P14 pin	
	0	0	TOB0T3 o	utput			p	
	0	0	TOB0T3 o	output			p	
	0 PECE13	0 PFC13	TOB0T3 o	output	falternate	function of	P13 pin	
	0 PFCE13 0	0 PFC13	TOB0T3 o Spe	cification o	falternate	function of	P13 pin	
	0 PFCE13 0	0 PFC13 0	TOB0T3 o Spe TOB0B2 o	output cification o output	falternate	function of	P13 pin	
	0 PFCE13 0	0 PFC13 0	TOB0T3 o Spe TOB0B2 c	utput cification o putput	f alternate	function of	P13 pin	
	0 PFCE13 0 PFCE12	0 PFC13 0 PFC12	TOB0T3 o Spe TOB0B2 o Spe	cification o putput cification o	f alternate	function of	P13 pin	
	0 PFCE13 0 PFCE12 0	0 PFC13 0 PFC12 0	TOB0T3 o Spe TOB0B2 c Spe TOB0T2 o	cification o butput cification o utput	f alternate :	function of	P13 pin P12 pin	
	0 PFCE13 0 PFCE12 0	0 PFC13 0 PFC12 0	TOB0T3 o Spe TOB0B2 o Spe TOB0T2 o	cification o putput cification o utput	f alternate	function of	P13 pin	
	0 PFCE13 0 PFCE12 0 PFCE11	0 PFC13 0 PFC12 0 PFC11	TOB0T3 o Spe TOB0B2 o Spe TOB0T2 o Spe	cification o putput cification o utput cification o	f alternate f f alternate f f alternate	function of function of	P13 pin P12 pin P11 pin	
	0 PFCE13 0 PFCE12 0 PFCE11 0	0 PFC13 0 PFC12 0 PFC11 0	TOB0T3 o Spe TOB0B2 o Spe TOB0T2 o Spe TOB0B1 o	cification o putput cification o utput cification o cification o putput	f alternate f f alternate f f alternate	function of function of	P13 pin P12 pin P11 pin	
	0 PFCE13 0 PFCE12 0 PFCE11 0	0 PFC13 0 PFC12 0 PFC11 0	TOB0T3 o Spe TOB0B2 o Spe TOB0T2 o Spe TOB0B1 o	cification o putput cification o utput cification o putput	f alternate f alternate	function of	P13 pin P12 pin P11 pin	
	0 PFCE13 0 PFCE12 0 PFCE11 0 PFCE10	0 PFC13 0 PFC12 0 PFC11 0 PFC11	TOB0T3 o Spe TOB0B2 o Spe TOB0T2 o Spe TOB0B1 o Spe	cification o putput cification o utput cification o putput cification o	f alternate f alternate f alternate	function of function of function of	P13 pin P12 pin P11 pin P10 pin	

(10) Pull-up resistor option register 1 (PU1)

The PU1 register is set as follows.

PU1 register = 00H



(11) TAA0 control register 0 (TAA0CTL0)

The TAA0CTL0 register is set as follows.

TAA0CTL0 register = 01H/81H

	7	6	5	4	3	2	1	0			
After reset	0	0	0	0	0	0	0	0			
Bit name	TAA0CE	0	0	0	0	TAA0CKS2	TAA0CKS1	TAA0CKS0			
Set value	0/1	0	0	0	0	0	0	1			
		-			-						
	TAA0CE	TAA0 operation control									
	0	TAA0 operation disabled (TAA0 reset asynchronously ^{Note}).									
	1	TAA0 operation enabled. TAA0 operation started.									
	TAA0CKS2	TAA0CKS1	TAA0CKS0		Internal count clock selection						
	0	0	1	fxx/2							
lote The TAA0OP	T0.TAA0O	VF bit and	d 16-bit co	unter are	reset sir	nultaneous	ily.				
							-				

(12) TAA0 control register 1 (TAA0CTL1)

The TAA0CTL1 register is set as follows.

TAA0CTL1 register = 85H

	7	6	5	4	3	2	1	0		
After reset	0	0	0	0	0	0	0	0		
Bit name	TAA0SYE	0	0	0	0	TAA0MD2	TAA0MD1	TAA0MD0		
Set value	1	0	0	0	0	1	0	1		
	TAA0SYE Operation mode selection									
	1	1 Tuning operation mode								
	TAA0MD2	TAA0MD1	TAA0MD0		Tim	er mode se	lection			
		0	1	Free-running timer mode						

(13) TAA2 I/O control register 0 (TAA2IOC0)

The TAA2IOC0 register is set as follows.

TAA2IOC0 register = 00H

TAA2IOC0							Address: F	FFFF6A2H				
	7	6	5	4	3	2	1	0				
After reset	0	0	0	0	0	0	0	0				
Bit name	0	0	0	0	TAA2OL1	TAA2OE1	TAA2OL0	TAA2OE0				
Set value	0	0	0	0	0	0	0	0				
	TAA2OL1			TOA21 p	in output le	vel setting						
	0	0 TOA21 pin starts output at high level.										
	TAA2OE1			TOA21	pin output	setting						
	0	0 Timer output prohibited • Low level is output from the TOA21 pin.										
	TAA2OL0	TOA20 pin output level setting										
	0	TOA20 pir	n starts out	put at high	level.							
	TAA2OE0			TOA20) pin output	setting						
	0	Timer out	put prohibit	ed								

(14) TAA2 I/O control register 1 (TAA2IOC1)

The TAA2IOC1 register is set as follows.

TAA2IOC1 register = 00H

TAA2IOC1							Address: F	FFFF6A3H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	TAA2IS3	TAA2IS2	TAA2IS1	TAA2IS0
Set value	0	0	0	0	0	0	0	0
	TAA2IS3	TAA2IS2	Capture	e trigger inp	out signal (TIA21 pin)	valid edge	setting
	0	0	No edge	detection (d	capture ope	eration inva	lid)	
			-					
	TAA2IS1	TAA2IS0	Capture	e trigger inp	out signal (TIA20 pin)	valid edge	setting

(15) TAA2 I/O control register 2 (TAA2IOC2)

The TAA2IOC2 register is set as follows.

TAA2IOC2 register = 00H

After reset	7	6	5			,	-uurc33. i	111107411		
After reset	0		J	4	3	2	1	0		
Bit name	0	0	0	0	0	0	0	0		
Bit Hame	0	0	0	0	TAA2EES1	TAA2EES0	TAA2ETS1	TAA2ETS0		
Set value	0	0	0	0	0	0	0	0		
_										
т	TAA2EES1	TAA2EES0	External e	event count	input signa	al (TIA20 pi	in) valid ed	ge setting		
	0	0	No edge o	detection (e	external eve	ent count in	valid)			
т	TAA2ETS1	TAA2ETS0	Externa	l trigger in	out signal (TIA20 pin)	valid edge	setting		
	0	0 0 No edge detection (external trigger invalid)								

(16) TAA0 option register 0 (TAAOPT0)

The TAA0OPT0 register is set as follows.

TAA0OPT0 register = 00H

TAA0OPT0							Address:	FFFFF665H
_	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	0	0	TAA0OVF
Set value	0	0	0	0	0	0	0	0
]	TAA	OVF		TAA0 ov	erflow dete	ction flag		
	Rese	et (0)	0 written	to TAA0OV	F bit or TA	AOCTLO.TA	A0CE bit	= 0
Caution Be sure to	o set bits	1 to 7 to	o "0".					-

(17) TAA0 capture/compare register 0 (TAA0CCR0)

The TAA0CCR0 register is set as follows.

TAA0CCR0 register = 0020H

TAA0CCR0	15	14	12	10	11	10	0	0	7	c	F	4	Add	lress:	FFFF	F666
After reset	0	0	0	0	0	0	9	0	0	0	0	4	0	0	0	0
Bit name	-	_	_	-	-	-	_	_	-	-	_	-	-	-	-	-
Set value	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
		I	I			Co	mpar	e reg	ister v	/alue	settin	g				
	TAA occi	0 A/D urs 1 /	conv us late	erter er)	0 cor	versio	on sta	rt trig	ger va	alue s	etting	g (con	npare	matc	h	

(18) TAA0 capture/compare register 1 (TAA0CCR1)

The TAA0CCR1 register is set as follows.

TAA0CCR1 register = 0020H

TAA0CCR1	15	14	13	12	11	10	9	8	7	6	5	4	Add 3	ress: 2	FFFF	F668												
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0												
Bit name	-	_	-	-	-	-	-	-	-	-	-	_	-	-	-	-												
Set value	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0												
		Compare register value setting																										
	TAA occu	0 A/D urs 1 J	conv us lat	erter er)	1 cor	iversi	on sta	rt trig	ger va	alue s	etting	(con	npare	matc	h	Compare register value setting TAA0 A/D converter 1 conversion start trigger value setting (compare match occurs 1 µs later)												

(19) TAB0 control register 0 (TAB0CTL0)

The TAB0CTL0 register is set as follows.

TAB0CTL0 register = 01H/81H

TAB0CTL0							Address: F	FFFF5E0H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	TAB0CE	0	0	0	0	TAB0CKS2	TAB0CKS1	TAB0CKS0
Set value	0/1	0	0	0	0	0	0	1
	TAB0CE			TAB0	operation	control		
	0	TAB0 ope	ration disat	oled (TAB0	reset asyr	nchronously	^{Note}).	
	1	TAB0 ope	ration enab	led. TAB0	operation	started.		
	TAB0CKS2	TAB0CKS1	TAB0CKS0		Internal	count cloc	k selection	
	0	0	1	fxx/2				
Note The TAB0OP	T0.TAB0C	VF bit an	d 16-bit c	ounter are	e reset si	multaneou	usly. More	eover, timer out
(TOB00 to TO)B03 pins)	are reset	t to the TA	B0IOC0 I	egister s	et status a	it the sam	e time as the 1
counter.								
Caution Be sure	to set bits	s 3 to 6 to	°°0".					

(20) TAB0 control register 1 (TAB0CTL1)

The TAB0CTL1 register is set as follows.

TAB0CTL1 register = 07H

TAB0CTL1							Address: F	FFFF5E1H						
	7	6	5	4	3	2	1	0						
After reset	0	0	0	0	0	0	0	0						
Bit name	0	TAB0EST	TAB0EEE	0	0	TAB0MD2	TAB0MD1	TAB0MD0						
Set value	0	0	0	0	0	1	1	1						
						•								
	TAB0EST	B0EST Software trigger control												
	0	No software trigger operation												
	TAB0EEE		Count clock selection											
	0	0 Disables operation with external event count input (EVTB0 pin). Perform counting with the count clock selected by the TAB0CTL0.TAB0CKS0 to TAB0CTL0.TAB0CKS2 bits.)												
		lection												
	TAB0MD2					0								

(21) TAB0 I/O control register 0 (TAB0IOC0)

The TAB0IOC0 register is set as follows.

TAB0IOC0 register = 55H

TAB0IOC0							Address: F	FFFF5E2H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	TAB0OL3	TAB0OE3	TAB0OL2	TAB0OE2	TAB0OL1	TAB0OE1	TAB0OL0	TAB0OE0
Set value	0	1	0	1	0	1	0	1
	TAROOL	Output	oval cotting			Th ning (m	- 0 to 2 h	- 1 to 2)
	TABUULM	Output l	ever setting			no pins (m	= 0 10 3, 0	= 1 to 3)
	0	TOB0m a	and TOB0T	b pins star	t output at	high level.		
	TAB0OEm	Outpu	ut setting of	TOB0m ar	nd TOB0Tb	pins (m =	0 to 3, b =	1 to 3)
	1	Timer out pins.)	put enabled	d (A pulse i	s output fro	om the TOE	80m and TC	OB0Tb

(22) TAB0 I/O control register 1 (TAB0IOC1)

The TABOIOC1 register is set as follows.

TAB0IOC1 register = 00H



(23) TAB0 I/O control register 2 (TAB0IOC2)

The TAB0IOC2 register is set as follows.

TAB0IOC2 register = 00H

TAB0IOC2							Address: F	FFFF5E4H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	TAB0EES1	TAB0EES0	TAB0ETS1	TAB0ETS0
Set value	0	0	0	0	0	0	0	0
	TAB0EES1	TAB0EES0	External	event count	t input signa	ıl (EVTB0 p	in) valid ed	ge setting
	0	0	No edge	detection (external eve	ent count in	ivalid)	
			<u> </u>					
				,				
	TAB0ETS1	TAB0ETS0	Externa	l trigger in	out signal (⁻	TRGB0 pin) valid edge	e setting

(24) TAB0 option register 0 (TAB0OPT0)

The TAB0OPT0 register is set as follows.

TAB0OPT0 register = 00H

TAB0OPT0							Address: F	FFFF5E5H						
	7	6	5	4	3	2	1	0						
After reset	0	0	0	0	0	0	0	0						
Bit name	TAB0CCS3	TAB0CCS2	TAB0CCS1	TAB0CCS0	0	TAB0CMS	TAB0CUF	TAB0OVF						
Set value	0	0	0	0	0	0	0	0						
	TAB0CCSm	TA	B0CCRm r	egister cap	ture/comp	are selectio	on (m = 0 to	o 3)						
	0 Compare register selected													
	TAB0CMS	TABOCMS Compare register rewrite mode selection												
	0	Batch rew	rite mode	specified (t	ransfer ope	eration spe	cified)							
							-							
	TABO	CUF		Timer	AB0 coun	it up/down	flag							
	()	Timer AB	0 is countir	ng up.									
	TABO	OVF			TAB0 over	flow flag								

(25) TAB0 capture/compare register 0 (TAB0CCR0)

The TAB0CCR0 register is set as follows.

TAB0CCR0 register = 031FH

TAB0CCR0	15	14	13	12	11	10	9	8	7	6	5	4	Addre 3	ess: F 2	FFFF	5E6H							
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
Bit name	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-							
Set value	0	0	0	0	0	0	1	1	0	0	0	1	1	1	1	1							
					Con	nare	rogis	tor va	اینم در	attina													
	50 μ	s, 79	9 cou	nts	001	iparc	Tegis		100 30	stung	Compare register value setting												

(26) TAB0 capture/compare register 1 (TAB0CCR1)

The TAB0CCR1 register is set as follows.

TAB0CCR1 register = 0320H



(27) TAB0 capture/compare register 2 (TAB0CCR2)

The TAB0CCR2 register is set as follows.

TAB0CCR2 register = 0320H

TAB0CCR2	15	14	13	12	11	10	9	8	7	6	5	4	Addre 3	ess: F	FFFF 1	5EAH 0
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit name	_	-	-	-	-	-	-	-	_	_	-	_	-	-	-	-
Set value	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0
						Co	mpar	e reg	ister v	value	settin	g				
	800	coun	ts													

(28) TAB0 capture/compare register 3 (TAB0CCR3)

The TAB0CCR3 register is set as follows.

TAB0CCR3 register = 0320H

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 After reset 0	TAB0CCR3	Address: FFFF5ECH															
After reset 0 <td< td=""><td></td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></td<>		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit name -<	After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Set value 0 0 0 0 0 0 1 1 0 0 1 0	Bit name	_	_	-	-	-	-	-	-	-	-	-	_	_	_	-	-
	Set value	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0
		Compare register value setting															
Compare register value setting		800	coun	ts													

(29) TAB0 option register 1 (TAB0OPT1)

The TAB0OPT1 register is set as follows.

TAB0OPT1 register = 40H

TAB0OPT1								Address: F	FFFF600H		
	7	6	!	5	4	3	2	1	0		
After reset	0	0	(D	0	0	0	0	0		
Bit name	TABOICE	TAB0I	OE (о т	AB0ID4	TAB0ID3	TAB0ID2	TAB0ID1	TAB0ID0		
Set value	0	1	(C	0	0	0	0	FFFF600F 0 TABOIDO 0 interrupt g). terrupt		
	TABOICE			Crest in	terrupt (l	NTTB0CC	0 signal) e	nable			
	0	Do no culling	t use INT j).	TB0CC) signal	(do not use	e it as coun	t signal for	interrupt		
	TAB0IOE	DE Valley interrupt (INTTB0OV signal) enable									
	1 Use INTTB0OV signal (use it as count signal for interrupt culling).										
	TAB0ID4	TAB0ID3	TAB0ID2	TAB0ID		00 I	Number of times of interrupt				
	0	0	0 0 0 0 Not culled (all interrupts are of					output)			
(30) TAB0 option register 2 (TAB0OPT2)

The TAB0OPT2 register is set as follows.

TAB0OPT2 register = 85H

TAB0OPT2							Address: F	FFFF601H						
	7	6	5	4	3	2	1	0						
After reset	0	0	0	0	0	0	0	0						
Bit name	TAB0RDE	TAB0DTM	TAB0ATM3	TAB0ATM2	TAB0AT3	TAB0AT2	TAB0AT1	TAB0AT0						
Set value	1	0	0	0	0	1	0	1						
	TAB0RDE			Transt	fer culling e	enable								
	1	Culls tran TAB0OP1	Julis transfer at the same interval as interrupt culling set by the IAB00PT1 register.											
	TAB0DTM	TAB0DTM Dead-time counter operation mode selection (m = 1 to 3)												
	0	 Dead-time counter counts up normally and, if TOB0m output of TAB0 is at a narrow interval (TOB0m output width < dead-time width), the dead-time counter is cleared and counts up again. 												
	TAB0ATM3		TAB0ATM3 mode selection											
	0	Outputs A dead-time	Dutputs A/D trigger signal (TABTADT00) for INTTA0CC1 interrupt while ead-time counter is counting up.											
	TAB0ATM2	AB0ATM2 TAB0ATM2 mode selection												
	0	Outputs A/D trigger signal (TABTADT00) for INTTA0CC0 interrupt while dead-time counter is counting up.												
	TAB0AT3	A/D trigger output control 3												
	0	Disables c	output of A/I	D trigger sig	gnal (TABTA	ADT00) for	INTTA0CC	1 interrupt.						
	TAB0AT2			A/D trig	ger output o	control 2								
	1	Enables or	utput of A/D) trigger sig	nal (TABTA	DT00) for I	NTTA0CC0) interrupt.						
	TAB0AT1			A/D trigg	ger output o	control 1								
	0	Disables (crest inte	output of A errupt).	/D trigger s	ignal (TAB	TADT00) fo	r INTTB0C	:C0						
	TAB0AT0			A/D trigg	ger output o	control 0								
		A/D trigger output control 0 Enables output of A/D trigger signal (TABTADT00) for INTTB0OV												

(31) TAB0 option register 3 (TAB0OPT3)

The TAB0OPT3 register is set as follows.

TAB0OPT3 register = 05H

	7	6	5	٨	3	2	1	0								
A (1		0	5	4	3	2	1	0								
After reset	0	0	0	0	0	0	0	0								
Bit name	0	0	TAB0ATM7	TAB0ATM6	TAB0AT7	TAB0AT6	TAB0AT5	TAB0AT4								
Set value	0	0	0	0	0	1	0	1								
	TAB0ATM7			TAB0AT	M7 mode s	election										
	0	Outouto A	Jutouts A/D trigger signal (TARTADT01) of INTTA0CC1 interrupt while													
	0	dead-time	utputs A/D trigger signal (TABTADT01) of INTTA0CC1 interrupt while ead-time counter is counting up.													
		dead-time counter is counting up.														
	TAB0ATM6	TAB0ATM6 mode selection														
	0	Outputs A	/D triager s	ianal (TAB)	ADT01) of	INTTAOCO	0 interrupt	while								
		lead-time counter is counting up.														
	TAB0AT7	AB0AT7 A/D trigger output control 3														
	0	0 Disables output of A/D trigger signal (TABTADT01) for INTTA0CC1 interrupt														
	TAB0AT6			A/D trigg	ger output o	control 2										
		Enables of	Enables output of A/D trigger signal (TABTADT01) for INTTA0CC0 interrupt													
	1					,										
	1															
	TAB0AT5			A/D trigg	ger output o	control 1										
	1 TAB0AT5 0	Disables (crest inte	output of A/ errupt).	A/D trigg D trigger sig	ger output o gnal (TABT/	control 1 ADT01) for	INTTBOCC	0 interrupt								
	1 TAB0AT5 0	Disables (crest inte	output of A/ errupt).	A/D trigg D trigger si	ger output o gnal (TABT/	control 1 ADT01) for	INTTBOCC	0 interrupt								
	TABOAT5 0 TABOAT4	Disables (crest inte	output of A/ errupt).	A/D trigg D trigger sig A/D trigg	ger output o gnal (TABT/ ger output o	control 1 ADT01) for control 0	INTTB0CC	0 interrupt								

(32) TAB0 I/O control register 3 (TAB0IOC3)

The TAB0IOC3 register is set as follows.



(33) TAB0 dead-time compare register (TAB0DTC)

The TAB0DTC register is set as follows.

TAB0DTC register = 0080H

TAB0DTC	15	14	13	12	11	10	9	8	7	6	5	4	Addre 3	ess: F	FFFF	-604⊢ 0
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	0	TAB0 DTC9	TAB0 DTC8	TAB0 DTC7	TAB0 DTC6	TAB0 DTC5	TAB0 DTC4	TAB0 DTC3	TAB0 DTC2	TAB0 DTC1	TAB0 DTC0
Set value	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
							Deed	•:			6					
							Dead-	time	alue	speci	ficatio	bn				
	4 <i>μ</i> s															

(34) High-impedance output control register 00 (HZA0CTL0)

The HZA0CTL0 register is set as follows.

HZA0CTL0 register = 80H/88H

HZA0CTL0							Address:	FFFF610H				
	7	6	5	4	3	2	1	0				
After reset	0	0	0	0	0	0	0	0				
Bit name	HZA0DCE0	HZA0DCM0	HZA0DCN0	HZA0DCP0	HZA0DCT0	HZA0DCC0	0	HZA0DCF0				
Set value	1	0	0	0	0/1	0	0	0				
		•	•									
	HZA0DCE0			High-impe	dance out	out control						
	1	Enables h	igh-impeda	ince output	control op	eration.						
	HZA0DCM0	Cor	ndition of cl	earing high	-impedanc	e state by I	HZA0DCC	C0 bit				
	0	Setting of	the HZA0D	CC0 bit is v	valid regard	lless of the	TOB0OFF	- pin input.				
	HZA0DCN0	HZA0DCP0		TOB0OI	F pin inpu	t edae spe	cification					
	0	0	0 No valid edge (setting the HZA0DCE0 bit by TOB0OEE pin									
			input is prohibited).									
	HZA0DCT0		ŀ	-ligh-imped	ance outpu	ut trigger bit	t					
	0	No operati	ion									
	1	Pins are m	nade to go	into a high-	impedance	e state by s	oftware ar	nd the				
		HZA0DCF	0 bit is set	to 1.								
	HZA0DCC0		Hig	h-impedan	ce output c	ontrol clear	[,] bit					
	0	No operati	ion									
	HZA0DCF0		ŀ	ligh-impeda	ance outpu	t status flag	9					
	0	Indicates t	hat output	of the targe	et pin is ena	abled.						
		 This bit is This bit is 	s cleared to	0 when th		E0 bit = 0. C0 bit = 1						
	0 HZA0DCF0 0	No operati Indicates t • This bit is • This bit is	hat output s cleared to s cleared to	ligh-impeda of the targe o 0 when th o 0 when th	ance outpu et pin is ena e HZA0DC e HZA0DC	t status flag abled. E0 bit = 0. C0 bit = 1.)					

(35) A/D converter n scan mode register (ADnSCM)

The ADnSCM register is set as follows.

(n = 0, 1)	15	14	13	12	11	10 A	9 9	8: AD 8	7	7 FFI 6	-FF22 5	4	3	2	1	0	
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit name	ADn CE	ADn CS	0	0	0	ADn PLM	ADn TRG1	ADn TRG0	ADn PS	0	0	0	0	0	0 ^{Note}	0	
Set value	0/1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	
	ADr	ηCE					A/D c	onver	sion c	opera	tion c	ontrol					
	(0 Stops conversion operation.															
	1	1	Enabl	les d	conve	rsion	ion operation.										
	ADr	nCS					S	tatus	of A/E) con	verter	'n					
		0 A/D conversion stopped															
										0001	ation	mode	snor	ifical			
	ADn	PLM	ADnTF	RG1	ADn ⁻	rrg0		N	ormal	oper	alion	mouo	spec	inca	ion		
	ADn (PLM)	ADnTF 0	RG1	ADn ⁻	FRG0 1	Har	Nordware	ormal e trigg	er m	ode	mode	spec	inca	ion		
	ADn (PLM)	ADnTF 0	RG1	ADn ⁻	rrgo 1	Har	dware	ormal e trigg	er me		ficatio	n	inca	ion		

ADnSCM register = 0180H/8180H

(36) A/D converter n clock select register (ADnOCKS)

The ADnOCKS register is set as follows.

ADnOCKS	register =	12H
---------	------------	-----

(37) A/D converter n conversion time control register (ADnCTC)

The ADnCTC register is set as follows.

ADnCTC register = 0CH



(38) A/D converter n conversion channel specification register (ADnCHEN)

The ADnCHEN register is set as follows.

ADnCHEN register = 0001H



(39) A/D converter n control register (ADnCTL0)

The ADnCTL0 register is set as follows.

ADnCTL0 register = 00H

ADnCTL0			Ad	dress: AD0	OTL0 FFF	FF230H, /	AD1CTL0 F	FFFF2B0H
(n = 0, 1)	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	0	ADnMD1	ADnMD0
Set value	0	0	0	0	0	0	0	0
	ADnMD1	ADnMD0		Specificat	ion of exter	nded opera	ating mode	
	0	0	Normal of	perating mo	ode			

(40) A/D converter n trigger select register (ADnTSEL)

The ADnTSEL register is set as follows.

AD0TSEL register = 11H AD1TSEL register = 13H

ADNISEL			Ad	dress: AD0	TSEL FFF	FF231H,	AD1TSEL F	FFFF2B1H
(n = 0, 1)	7	6	5	4	3	2	1	0
After reset	0	0	0	1	0	0	0	0
Bit name	0	0	0	1	0	0	ADn TRGSEL11	ADn TRGSEL10
Set value	0	0	0	1	0	0	0/1	1
	AD0TRGSEL11	AD0TRGSEL10	In hardwa	are trigger	mode: Trig	ger speci	fication	
	ADVINGSEEN	ADUTHUSELIU	maawa	are ingger	mode. mg	ger speer	lication	
	0	1	ITRG2					
							liantian	
	AD1TRGSEL11	AD1TRGSEL10	In hardwa	are trigger	mode: Trig	ger speci	lication	

(41) Operational amplifier n control register 0 (OPnCTL0)

The OPnCTL0 register is set as follows.

OPnCTL0	register =	00H
---------	------------	-----

OP0CTL0	_	_	_		_	_	Address: F	FFFF260				
	7	6	5	4	3	2	1	0				
After reset	0	0	0	0	0	0	0	0				
Bit name	0	0	0	OP0EN	OP0GA3	OP0GA2	OP0GA1	OP0GA0				
Set value	0	0	0	0	0	0	0	0				
OP1CTL0	7	6	5	4	3	2	Address: F	0				
After reset	0	0	0	0	0	0	0	0				
Bit name	0	OP12EN	OP11EN	OP10EN	OP1GA3	OP1GA2	OP1GA1	OP1GA0				
Set value	0	0	0	0	0	0	0	0				
	OP12EN		Oper	ation contr	ol of operat	tional ampl	ifier 2					
	0	Operation disabled (not used)										
		operation										
	OP11EN	OP11EN Operation control of operational amplifier 1										
	0	Operation	disabled (not used)								
		•		,								
	OP0EN		Oper	ation contr	ol of operat	tional ampl	ifier 0					
	0	Operation	disabled (not used)								
		operation										
	OP10EN		Oper	ation contr	ol of operat	tional ampl	ifier 0					
	0	Operation	disabled (not used)								
				,								
	OPnGA3	OPnGA2	OPnGA1	OPnGA0	Gain spec	ification of	operationa	l amplifier				
		0	0	0	NO E00							

(42) Comparator n control register 0 (CMPnCTL0)

The CMPnCTL0 register is set as follows.

CMPnCTL0 register = 00H

CMP0C ⁻	TL0						Address: F	FFFF261F					
	7	6	5	4	3	2	1	0					
After re	eset 0	0	0	0	0	0	0	0					
Bit na	ime 0	0	0	CMP0FEN	0	0	0	CMP0LEN					
Set va	alue 0	0	0	0	0	0	0	0					
CMP1C	TLO 7	6	5	Δ	З	2	Address: F	FFFF2E1H 0					
After re	eset 0	0	0	0	0	0	0	0					
Bit na	ime 0	CMP12FEN	CMP11FEN	CMP10FEN	0	CMP12LEN	CMP11LEN	CMP10LEN					
Set va	alue 0	0	0	0	0	0	0	0					
	CMP12FEN		Ope	ration contro	l of compa	rator 2 (full ra	ange)						
	0	Operation	disabled (no	t used)									
	CMP11FEN		Ope	ration contro	l of compa	rator 1 (full ra	ange)						
	0	Operation	disabled (no	t used)									
		U Operation disabled (not used)											
	CMP0FEN	N Operation control of comparator 0 (full range)											
	0	Operation disabled (not used)											
	CMP10EEN		One	ration contro	l of compa	rator 0 (full ra	ange)						
	0	Operation	disabled (no	t used)	r or compa								
	CMP12LEN		Ope	ration control	of compa	rator 2 (low ration of the ration of the rational states of the rati	ange)						
	0	Operation	disabled (no	t used)									
	CMP11LEN		One	ration control	of compa	rator 1 (low r	ange)						
	0	Operation	disabled (no	t used)	s. compu								
	CMPOLEN		Ope	ration control	of compa	rator 0 (low r	ange)						
	0	Operation	disabled (not used)									
	CMP10LEN		Ope	ration control	of compa	rator 0 (low r	ange)						
	0	Operation	disabled (not used)									

(43) Comparator n control register 2 (CMPnCTL2)

The CMPnCTL2 register is set as follows.

CMPnCTL2 re	eqister = 00H
-------------	---------------

Г

	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	0	0	CMP0SEL
Set value	0	0	0	0	0	0	0	0
CMP1CTL2							Address: F	FFFF2E3
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	CMP12SEL	CMP11SEL	CMP10SEI
Set value	0	0	0	0	0	0	0	0
	CMP12SEL 0	Before op	Specific erational a	ation of co mplifier 2 a	mpare sigr mplificatio	nal of comp า	arator 2	
	CMP12SEL 0 CMP11SEL	Before op	Specific erational a Specific	eation of col mplifier 2 a eation of col	mpare sigr mplification mpare sigr	nal of comp n nal of comp	arator 2 arator 1	
	CMP12SEL 0 CMP11SEL 0	Before op Before op	Specific erational a Specific erational a	eation of col mplifier 2 a eation of col mplifier 1 a	mpare sigr mplification mpare sigr mplification	nal of comp n nal of comp n	arator 2 arator 1	
	CMP12SEL 0 CMP11SEL 0 CMP0SEL	Before op Before op	Specific erational a Specific erational a Specific	eation of com mplifier 2 a eation of com mplifier 1 a eation of com	mpare sigr mplification mpare sigr mplification mpare sigr	nal of comp n nal of comp n nal of comp	arator 2 arator 1 arator 0	
	CMP12SEL 0 CMP11SEL 0 CMP0SEL 0	Before op Before op Before op	Specific erational a Specific erational a Specific erational a	eation of com mplifier 2 a eation of com mplifier 1 a eation of com mplifier 0 a	mpare sigr mplification mpare sigr mplification mpare sigr mplification	nal of comp n nal of comp n nal of comp n	arator 2 arator 1 arator 0	
	CMP12SEL 0 CMP11SEL 0 CMP0SEL 0	Before op Before op Before op	Specific erational an Specific erational an Specific erational an Specific	eation of complifier 2 a mplifier 2 a mplifier 1 a eation of com mplifier 0 a mplifier 0 a	mpare sigr mplification mpare sigr mplification mpare sigr mplification mpare sigr	nal of comp nal of comp n nal of comp n nal of comp	arator 2 arator 1 arator 0 arator 0	

(44) Comparator n control register 3 (CMPnCTL3)

The CMPnCTL3 register is set as follows.

CMPnCTL3 register = 00H

CMP0CTL3							Address: F	FFFF264H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	CMP0FDS	0	0	CMP0FDE	CMP0LDS	0	0	CMP0LDE
Set value	0	0	0	0	0	0	0	0
CMP1CTL3							Address: F	FFFF2E4H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	CMP1FDS	CMP12FDE	CMP11FDE	CMP10FDE	CMP1LDS	CMP12LDE	CMP11LDE	CMP10LDE
Set value	0	0	0	0	0	0	0	0
			Cresifienti				(6.11.10000)	
	CMPNFDS		Specification		generation of	comparator	(iuii range)	
	0	Logical proc	duct (AND) de	etection				
	CMP12FDE		Edge	detection cor	trol of compa	arator 2 (full r	ange)	
	0	Edge detect	tion disabled					
	CMP11FDE		Edge	detection cor	trol of compa	arator 1 (full r	ange)	
	0	Edge detect	tion disabled					
			Edao	datastian asr	tral of comp	arator (full)	(2000)	
		Edge detect	tion disabled				ange)	
	CMP10FDE		Edge	detection cor	trol of compa	arator 0 (full r	ange)	
	0	Edge detect	tion disabled					
	CMPnLDS		Specificatio	on of output c	eneration of	comparator (low range)	
	0	Logical proc	duct (AND) d	etection				
	CMP12LDE		Edge	detection cor	itrol of compa	arator 2 (low	range)	



(45) Comparator output digital noise elimination registers nL, nF (CMPNFCnL, CMPNFCnF)

The CMPNFCnL and CMPNFCnF registers are set as follows.

CMPNFCnL register = 00H CMPNFCnF register = 00H

(n = 0, 1)	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	CMPnNFEN	0	0	0	0	CMPnNFC2	CMPnNFC1	CMPnNFC0
Set value	0	0	0	0	0	0	0	0
CMPNFCnF			Address	: CMPNF	COF FFFF	F27AH, CM	PNFC1F F	FFFF27EF
(n = 0, 1)	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	CMPnNFEN	0	0	0	0	CMPnNFC2	CMPnNFC1	CMPnNFC0
Set value	0	0	0	0	0	0	0	0
		I			I		1	J
	CMPnNFEN			Setting of	digital noise	e elimination		
	0	Does not p	erform digital	noise elimin	ation (throu	ıgh)		
	CMPnNFC2	CMPnNFC1	CMPnNFC0		Sa	mpling clock se	election	
	0	0	0	fxx/32				

(46) A/D trigger rising edge, falling edge specification registers (ADTR, ADTF)

The ADTR and ADTF registers are set as follows.

ADTR register = 00H ADTF register = 00H

FFF2F2F	Address: F							ADTR
0	1	2	3	4	5	6	7	
0	0	0	0	0	0	0	0	After reset
ADTR0	ADTR1	0	0	0	0	0	0	Bit name
0	0	0	0	0	0	0	0	Set value
FFF2F0F	Address: F							ADTF
0	1	2	3	4	5	6	7	
0	0	0	0	0	0	0	0	After reset
ADTF0	ADTF1	0	0	0	0	0	0	Bit name
0	0	0	0	0	0	0	0	Set value
		ication	dge specifi	Valid e		ADTRn	ADTFn	
				detected	No edge	0	0	

(47) Comparator output interrupt rising edge, falling edge specification registers (CMPOR, CMPOF) The CMPOR and CMPOF registers are set as follows.

CMPOR register = 00H CMPOF register = 00H

Г

FFF2F6F	Address: F							CMPOR
0	1	2	3	4	5	6	7	
0	0	0	0	0	0	0	0	After reset
CMPOROL	CMPOR0F	CMPOR1L	CMPOR1F	0	0	0	0	Bit name
0	0	0	0	0	0	0	0	Set value
FFF2F4H	Address: F							CMPOF
0	1	2	3	4	5	6	7	
0	0	0	0	0	0	0	0	After reset
CMPOF0L	CMPOF0F	CMPOF1L	CMPOF1F	0	0	0	0	Bit name
0	0	0	0	0	0	0	0	Set value
		ication	edge specif	Valid		CMPORnF	CMPOFnF	
				detected	No edge	0	0	
		ication	edge specif	Valid		CMPORnL	CMPOFnL	
				detected	No edge	0	0	

(48) Digital noise elimination 0 control register n (INTNFCn)

The INTNFCn register is set as follows.

INTNFCn register = 00	Н
-----------------------	---

INTNFCn			Addre	ess: INTNE INTNI	-C14 FFF FC16 FFF	FF310H, IN FF314H	TNFC15 FI	FFFF312H
(n = 14 to 16)	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	INTNFENn	0	0	0	0	INTNFCn2	INTNFCn1	INTNFCn0
Set value	0	0	0	0	0	0	0	0
	INTNFENn 0	Digital nois	se eliminatior	Setting of disabled	digital nois	e elimination		
	INTNFCn2	INTNFCn1	INTNFCn0		Sam	pling clock se	election	
		0	0	for/1				

(49) Interrupt control registers (ADnIC)

The ADnIC register is set as follows.

ADnIC register = 04H

(n = 0, 1)	7	6	5	4	3	2	1	0		
After reset	0	1	0	0	0	1	1	1		
Bit name	ADnIF	ADnMK	0	0	0	ADnPR2	ADnPR1	ADnPR		
Set value	0	0	0	0	0	1	0	0		
			Interrupt request flagNote							
	ADnIF		Interrupt request flag ^{Note}							
	0	Interrupt	Interrupt request signal not issued							
		Interrupt request signal not issued								
	ADnMK	IK Interrupt mask flag								
	0	Interrupt	servicing ei	nabled						
	ADnPR2	ADnPR1	ADnPR0		Interrupt	priority spec	cification bi	t		
	1	0	0	Specifies	level 4.					

(50) Interrupt control registers (TB0OVIC)

The TB0OVIC register is set as follows.

TB0OVIC register = 01H

ſ

		6	5	4	3	2		
After reset	0	1	0	0	0	1	1	1
Bit name	TB0OVIF	твоолик	0	0	0	TB0OVPR2	TB0OVPR1	TB0OVPR0
Set value	0	0	0	0	0	0	0	1
	TB0OVIF			Interru	pt reques	t flag ^{Note}		
	0	Interrupt	request sig	nal not issu	led			
	TB0OVMK			Inte	rrupt mas	k flag		
	0	Interrupt	servicing er	nabled				
	TB0OVPR2	TB0OVPR1	TB0OVPR0		Interrupt	priority spec	ification bi	t
	0	0	1	Specifies	level 1.			
		-		2,000,000				
	IF flag is re	set auton	natically b	v the hard	lware if a	an interrunt	requests	ional is

(51) Interrupt mask register 1 (IMR1)

The IMR1 register is set as follows.

IMR1 register = FDFFH

																	(1/
IMR1 (IMR1H/IMR1L)	15	14	13	12	11	10	A d 9	ldress 8	: IM IM 7	R1 FI R1L F	FFFF FFFF 5	102H F102H 4	H, IMF 3	R1H F 2	FFFI	F103H 0	
After reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Bit name	TB1 CCMK0	TB1 OVMK	TB0 CCMK3	TB0 CCMK2	TB0 CCMK1	TB0 CCMK0	TB0 OVMK	CMP MK1F	CMP MK1L	CMP MK0F	CMP MK0L	PMK18	PMK17	PMK16	6 PMK18	5 PMK14	
Set value	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	
	TB1C	CMK0				Inte	errup	t mas	k flag	settir	ng						
		1	INT	TB1C	C0 ir	nterrup	ot ser	vicing	disa	bled							
	TB1C) VMK				Inte	errup	t mas	k flag	settir	ng						
		1	INT	TB1C)V inte	errupt	servi	cing o	disabl	ed							
	TB0C	CMK3				Int	errup	t mas	k flag	settir	ng						
	1	1	INT	TB0C	C3 ir	nterrup	ot ser	vicing	disa	bled							
	TB0C	CMK2				Int	errup	t mas	k flag	settir	ng						
		1	INT	TB0C	C2 ir	nterrup	ot ser	vicing	disa	bled							
	TB0C	CMK1				Inte	errup	t mas	k flag	settir	ng						
	Ŀ	1	INT	TB0C	C1 ir	nterrup	ot ser	vicing	disa	bled							
	TB0C	CMK0				Int	errup	t mas	k flag	settir	ng						
	()	INT	TB0C	C0 ir	nterrup	ot ser	vicing	disa	bled							
	TBOC	WMK				Inte	errup	t mas	k flag	settir	ng						
	-	1	INT	TB0C	V inte	errupt	servi	cing e	enabl	ed							
	CMPI	MK1F				Int	errup	t mas	k flag	settir	ng						
		1	INT	CMP	1F int	errup	t serv	icing	disab	led							

CMPMK1L	Interrupt mask flag setting
1	INTCMP1L interrupt servicing disabled
CMPMK0F	Interrupt mask flag setting
1	INTCMP0F interrupt servicing disabled
CMPMK0L	Interrupt mask flag setting
1	INTCMP0L interrupt servicing disabled
PMK18	Interrupt mask flag setting
1	INTP18 interrupt servicing disabled
PMK17	Interrupt mask flag setting
1	INTP17 interrupt servicing disabled
PMK16	Interrupt mask flag setting
1	INTP16 interrupt servicing disabled
PMK15	Interrupt mask flag setting
1	INTP15 interrupt servicing disabled
PMK14	Interrupt mask flag setting
1	

(52) Interrupt mask register 5 (IMR5)

The IMR5 register is set as follows.

IMR5 register = FF3FH

IMR5 (IMR5H/IMR5L)	15	14	13	12	11	10	Ad 9	ldress 8	s: IM IM 7	R5 FF R5L F 6	FFF FFF 5	10AH F10Al 4	H, IMI 3	R5H F 2	FFFI	=10BH 0
After reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit name	1	ADT1 MK	ADT0 MK	TM3 EQMK0	TM2 EQMK0	TM1 EQMK0	TM0 EQMK0	AD2 MK	AD1 MK	AD0 MK	IIC MK	CB2 TMK	CB2 RMK	CB2 REMK	UA2 TMK	UA2 RMK
Set value	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1
	ADT	ГІМК				Int	errup	t mas	k flag	settin	ıg					
		1	INT	ADT1	inter	rupt s	ervici	ng di	sable	b						
	ADT	⁻ OMK				Int	errup	t mas	k flag	settin	ıg					
		1	INT	ADT0) inter	rupt s	ervici	ng di	sable	b						
	ТМЗЕ	QMK0				Int	errup	t mas	k flag	settin	g					
		1	INT	тмзе	EQ0 ir	nterru	pt ser	vicinę	g disa	bled						
	TM2E	QMK0				Int	errupi	t mas	k flag	settin	g					
		1	INT	TM2E	EQ0 ir	nterru	pt ser	vicinę	g disa	bled						
	TM1E	QMK0				Int	errupt	t mas	k flag	settin	ıg					
		1	INT	TM1E	EQ0 ir	nterru	pt ser	vicinę	g disa	bled						
	TMOE	QMK0				Int	errupi	t mas	k flag	settin	g					
		1	INT	TMOE	EQ0 ir	nterru	pt ser	vicinę	g ena	bled						
	AD:	2MK				Int	errupi	t mas	k flag	settin	g					
		1	INT	AD2 i	nterru	ipt se	rvicin	g disa	abled							
	AD	1MK				Int	errup	t mas	k flag	settin	g					
		0	INT	AD1 i	nterru	ipt se	rvicin	a ena	bled							

AD0MK	Interrupt mask flag setting	
0	INTAD0 interrupt servicing enabled	
IICMK	Interrupt mask flag setting	
1	INTIIC interrupt servicing disabled	
		1
CB2TMK	Interrupt mask flag setting	
1	INTCB2T interrupt servicing disabled	
		1
CB2RMK	Interrupt mask flag setting	
1	INTCB2R interrupt servicing disabled	
CB2REMK	Interrupt mask flag setting	
1	INTCB2RE interrupt servicing disabled	
		1
UA2TMK	Interrupt mask flag setting	
1	INTUA2T interrupt servicing disabled	
		1
UA2RMK	Interrupt mask flag setting	
1	INTUA2R interrupt servicing disabled	

CHAPTER 3 PROGRAM CONFIGURATION

This chapter explains the program configuration of the 3-phase PWM driver. The user should set the PWM pulse.

3.1 Configuration of 3-Phase PWM Driver

The configuration of the 3-phase PWM driver is illustrated below.



Figure 3-1. Phase PWM Driver Configuration (1/2)

<1>	Mode identification:	Identifies the operation mode	of the 3-phase PWM driver.
<2>	Holding PWM:	Sets in the output lock mode	the PWM duty ratio previously set by the 3-
		phase PWM driver.	
<3>	3-phase voltage conversion:	Performs 3-phase voltage cor	nversion in the dq conversion mode.
<4>	Direct output:	Individually sets values of pha	ases U, V, and W.
<5>	High impedance setting:	Switches the port state of the	U, \overline{U} , V, \overline{V} , W, and \overline{W} phase pins between the
		high-impedance state and PV	VM output state.
<6>	sin calculation processing:	sin calculation by Taylor's exp	ansion. Called by <3>.
<7>	A/D converters 0 and 1 converters	ersion completion processing:	Interrupt servicing that occurs after completion
			of conversion by A/D converters 0 and 1
<8>	TAB0 valley interrupt (INTTB	0OV) processing:	TAB0 valley interrupt (INTTB0OV) processing.
			Used for debugging.

Figure 3-1. 3-Phase PWM Driver Configuration (2/2)

3.2 Global Variables

The global variables used for the 3-phase PWM driver are listed below.

Symbol	No.	Туре	Usage	Set Value
bk_hi_z	(1)	unsigned char	Flag holding high-impedance state	0: PWM output pin is in a high-impedance state.1: PWM output pin is ready for PWM output.
bk_phase_u	(2)	signed int	Holds duty ratio of phase U.	0 to 800
bk_phase_v	(3)	signed int	Holds duty ratio of phase V.	0 to 800
bk_phase_w	(4)	signed int	Holds duty ratio of phase W.	0 to 800
test_pwm_mode	(5)	unsigned char	For debugging (usually commented out)	0: Direct mode 1: dq conversion mode 2: Output lock mode
test_pwm_flag	(6)	unsigned char	For debugging (usually commented out)	0: PWM output disabled 1: PWM output enabled
test_value0	(7)	signed int	For debugging (usually commented out)	In direct mode: 0 to 800 In dq conversion mode: -400 to 400
test_value1	(8)	signed int	For debugging (usually commented out)	In direct mode: 0 to 800 In dq conversion mode: -400 to 400
test_value2	(9)	signed int	For debugging (usually commented out)	In direct mode: 0 to 800 In dq conversion mode: -400 to 400

Table 3-1.	Global	Variables
	Giobai	variables

[Explanation of global variables]

(1) bk_hi_z

This variable holds the status of the PWM output pin when the 3-phase PWM driver was previously driven.

(2) bk_phase_u

This variable holds the set value of the TAB0CCR1 register (U-phase duty ratio) when the 3-phase PWM driver was previously driven in the output lock mode.

(3) bk_phase_v

This variable holds the set value of the TAB0CCR2 register (V-phase duty ratio) when the 3-phase PWM driver was previously driven in the output lock mode.

(4) bk_phase_w

This variable holds the set value of the TAB0CCR3 register (W-phase duty ratio) when the 3-phase PWM driver was previously driven in the output lock mode.

(5) test_pwm_mode

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_mode to the pwm function in the taa_zero() function. It is usually commented out.

(6) test_pwm_flag

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_flag to the pwm function in the taa_zero() function. It is usually commented out.

(7) test_value0

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_value0 to the pwm function in the taa_zero() function. It is usually commented out.

(8) test_value1

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_value1 to the pwm function in the taa_zero() function. It is usually commented out.

(9) test_value2

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_value2 to the pwm function in the taa_zero() function. It is usually commented out.

3.3 Definitions of Constants

The constants used for the 3-phase PWM driver are listed in the following table.

Table 3-2.	Constants
------------	-----------

Symbol	No.	Usage	Constant
MAXPULSE	(1)	Resolution of motor rotation angle	10,000
SGETA	(2)	sin jack-up constant	14
CARRIERPULSE	(3)	Carrier frequency (set value of TAB0CCR0 register)	799

[Explanation of constants]

(1) MAXPULSE

This constant indicates the resolution of the motor rotation angle, and is used with the sin2 function. It expresses 0° to 360° at a resolution of 10,000.

(2) SGETA

This is a jack-up constant for the sins function.

(3) CARRIERPULSE

This is a set value of carrier frequency.

The TAB0 count clock period can be calculated by the expression below.

TAB0 count clock period = $\frac{2}{f_{xx}}$

Remark fxx: Peripheral clock

The carrier period can be calculated by this expression.

Carrier period = (Set value of TAB0CCR0 register + 1) \times 2 \times TAB0 count clock period

Example: Set value of carrier frequency where the carrier frequency is 20 kHz (carrier period: 50 μs) and the peripheral clock (fxx) is 64 MHz

```
Set value of TABOCCR0 register = {(Carrier period × fxx) / (2 × 2)} - 1
= (50 × 64) / 4 - 1
= 3200 / 4 - 1
= 800 - 1
= 799
```

Therefore, TAB0CCR0 = CARRIERPULSE = 799.

3.4 Setting of Dead Time

The dead time is set by using the TAB0DTC register and is calculated by the following expression.

Dead time = Set value of TAB0DTC register × TAB0 count clock period

Example: Set value of the TAB0DTC register when the dead time is 4 μ s and the peripheral clock (fxx) is 64 MHz

TABODTC = Dead time \times fxx / 2 = 4 \times 64 / 2 = 256 / 2 = 128

Therefore, TAB0DTC = 128.

3.5 Determining PWM Pulse

The relationship between the duty ratios of phase U, V, and W, and the values of the TAB0CCR1 to TAB0CCR3 registers is shown below.

(1) Calculating output width of upper-arm phase

The output widths of phases U, V, and W are calculated by the following expressions (including dead time).

U-phase output width = {(TAB0CCR0 + 1 - TAB0CCR1) × 2 - TAB0DTC} × TAB0 count clock period

V-phase output width = {(TAB0CCR0 + 1 - TAB0CCR2) × 2 - TAB0DTC} × TAB0 count clock period

W-phase output width = {(TAB0CCR0 + 1 - TAB0CCR3) \times 2 - TAB0DTC} \times TAB0 count clock period

(2) Calculating output width of lower-arm phase

The output widths of phases \overline{U} , \overline{V} , and \overline{W} are calculated by the following expressions (including dead time).

 \overline{U} -phase output width = {(TAB0CCR0 + 1 - TAB0CCR1) × 2 + TAB0DTC} × TAB0 count clock period

 \overline{V} -phase output width = {(TAB0CCR0 + 1 - TAB0CCR2) × 2 + TAB0DTC} × TAB0 count clock period

 \overline{W} -phase output width = {(TAB0CCR0 + 1 - TAB0CCR3) × 2 + TAB0DTC} × TAB0 count clock period





3.6 A/D Conversion

3.6.1 Conversion start trigger timing of A/D converters 0 and 1 for synchronization operation

The 3-phase PWM driver implements a synchronization operation by using TAB0, TMQOP0, and TAA0. Therefore, any timing can be set for the conversion start trigger of A/D converters 0 and 1. Because the timing of comparison match of TAA0 during a synchronization operation is synchronized with the operating clock of TAB0, it is calculated by using the TAB0 count clock period.

The timing of the conversion start trigger of A/D converters 0 and 1 can be calculated by the following expression.

Conversion start trigger timing of A/D converter n = TAA0CCRn \times TAB0 count clock period **Remark** n = 0 or 1

Example: TAA0 comparison match timing where the timing of the conversion start trigger of A/D converter n is 1 μs after the TAB0 valley interrupt (INTTB0OV) of carrier period and the peripheral clock (fxx) is 64 MHz

Set value of TAA0CCRn register = (Conversion start trigger timing of A/D converter n \times fxx) / 2 = (1 \times 64) / 2 = 32

Figure 3-3. Conversion Start Trigger Source of A/D Converters 0 and 1 of 3-Phase PWM Driver



With the 3-phase PWM driver, the timing of conversion start trigger of A/D converters 0 and 1 is the same. To change the conversion start time, set the TAA0CCR0 and TAA0CCR1 registers in accordance with the above expression.

3.6.2 A/D conversion completion time

With the 3-phase PWM driver, the AD0CTC register is set as follows.

```
AD0CTC = 0x0C; /*A/D0 conversion clock 32 (2 us)*/
```

The A/D conversion clock time is 32 clocks and the A/D conversion completion time is 2 μ s.

3.7 Arguments

The arguments used in the 3-phase PWM driver are listed in the table below.

Symbol	No.	Туре	Usage	Set Value
pwm_mode	(1)	unsigned char	Sets 3-phase PWM mode.	0: Direct mode1: dq conversion mode2: Output lock mode^{Note}
pwm_flag	(2)	unsigned char	PWM output flag	0: PWM output disabled (high-impedance state)1: PWM output enabled (PWM output)
value0	(3)	signed int	Set value 0	In direct mode: 0 to 800 In dq conversion mode: -400 to 400
value1	(4)	signed int	Set value 1	In direct mode: 0 to 800 In dq conversion mode: -400 to 400
value2	(5)	signed int	Set value 2	In direct mode: 0 to 800 In dq conversion mode: 0 to MAXPULSE

Table	3-3.	Arguments
Table	•••	Aiguinente

Note If the output is locked in the output lock mode at a high pulse duty ratio, the IGBT driver may generate heat and be damaged. Therefore, set the output lock mode after thoroughly evaluating the pulse duty ratio in the overall system.

[Explanation of arguments]

(1) pwm_mode

This argument sets a mode of the 3-phase PWM driver.

(2) pwm_flag

This argument sets the output status of the PWM output pin.

(3) value0

This argument is a set value in each mode.

In direct mode:	U-phase output width. Set this value in a range of 0 to 800 (CARRIERPULSE + 1).
In dq conversion mode:	Executes 3-phase voltage conversion used for vector calculation. This value is
	equivalent to d-axis current in the dq conversion mode.
	This value is set in a range of (-400 to 400) ^{Note} .
In output lock mode:	None
	This argument is not used in the output lock mode.

Remark Refer to the next page for Note.

(4) value1

This argument is a set value in each mode.

In direct mode:	V-phase output width. Set this value in a range of 0 to 800 (CARRIERPULSE + 1).
In dq conversion mode:	Executes 3-phase voltage conversion used for vector calculation. This value is
	equivalent to q-axis current in the dq conversion mode.
	This value is set in a range of (-400 to 400) ^{Note} .
In output lock mode:	None
	This argument is not used in the output lock mode.

(5) value2

This argument is a set value in each mode.

In direct mode:	W-phase output width. Set this value in a range of 0 to 800 (CARRIERPULSE + 1).
In dq conversion mode:	Executes 3-phase voltage conversion used for vector calculation. This value is
	equivalent to the rotation coordinate (θ).
	This value is set in a range of (0 to MAXPULSE -1) ^{Note} .
In output lock mode:	None
	This argument is not used in the output lock mode.

Note The PWM pulse duty ratio may exceed 100% in the dq conversion mode, depending on the d and q axes and the rotation coordinate (θ). Therefore, thoroughly evaluate the values of value0, value1, and value2.

CHAPTER 4 FILE CONFIGURATION

This chapter explains the file configuration of the 3-phase PWM driver.

4.1 File Configuration

The 3-phase PWM driver consists of the following 10 files.

(1) Source files

<1>	main.c:	MAIN processing	
<2>	pt_unit.c:	3-phase PWM driver file	
<3>	init.c:	Initialization processing	
<4>	common.c:	Definitions of constants and global variable declaration	
<5>	sin2.c:	sin calculation processing	

(2) Include file

common.h: This is a header file that allows other files to access the global variables defined by common.c by using the EXTERN instruction.

Read this header file to use definitions of constants and global variables with the other file by dividing the file.

If definitions of constants or a global variable is used, the user should define both the common.c and common.h files.

(3) Project-related files

- <1> libm.a: Mathematic library^{Note}
- <2> libc.a: Standard library^{Note}
- <3> ig3_start.s: Startup routine of 3-phase PWM driver
- <4> ig3_link.dir: Link directive file of 3-phase PWM driver
- **Note** libm.a and libc.a are libraries that are automatically allocated by the project manager when a project is generated.

4.2 Explanation of Source Files

Source File Name	Function Name	Explanation
main.c	main()	MAIN processing. Nothing is written in the main routine of the 3-phase PWM driver.
	ad0_function()	Conversion completion processing of A/D converter 0
	ad1_function()	Conversion completion processing of A/D converter 1
	tab_zero()	Interrupt servicing of carrier period
pt_unit.c	pwm()	Driver that performs 3-phase PWM control
	hi_z()	Driver that controls the output pin for 3-phase PWM
Init.c	hinit()	Initializes the on-chip peripheral I/O of the V850E/IG3 (μ PD70F3454GC-8EA-A).
	ainit()	Initializes the global variables used for the 3-phase PWM driver.
common.c	_	Defines constants and declares a global variable area.
sin2.c	sin2()	Executes sin calculation.
	sins()	Executes sin calculation.

CHAPTER 5 FLOWCHART

This chapter explains each processing of the 3-phase PWM driver by using flowcharts.

5.1 Initialization Processing

The flowchart of the initialization processing is shown below.



Figure 5-1. Initialization Processing

5.2 Global Variable Processing (common.c)

The flowchart of the global variable processing (common.c) is shown below.




5.3 Global Variable Processing (common.h)

common.h is externally defined by the EXTERN instruction. common.h is called by main.c, pt_unit.c, init.c, and sin2.c.

The flowchart of global variable processing (common.h) is shown below.

Figure 5-3. Global Variable Processing (common.h)



5.4 MAIN Processing

The MAIN processing initializes the hardware and global variables of the 3-phase PWM driver. The following flowchart illustrates the MAIN processing.





5.5 PWM Processing

Three modes of PWM processing are available: direct mode, dq conversion mode, and output lock mode. The 3phase PWM driver writes the TAB0CCR0 to TAB0CCR3, TAB0OPT1, TAA0CCR0, and TAA0CCR1 registers all at once when the TAB0 valley interrupt (INTTB0OV) is generated after the TAB0CCR1 register is written. Therefore, be sure to call the PWM processing with the tab_zero processing when setting the registers in the PWM processing (after the TAB0CCR1 register is written, the next writing of a register is prohibited until the TAB0 valley interrupt (INTTB0OV) is generated).

The flowchart of the PWM processing is shown below.



Figure 5-5. PWM Processing

5.6 High-Impedance Setting Processing

The flowchart of high-impedance setting processing is shown below.





5.7 TAB0 Valley Interrupt (INTTB0OV) Servicing

This processing is performed when the TAB0 valley interrupt (INTTB0OV) of carrier period is generated. It is used by the 3-phase PWM driver only for debugging and is not usually used. Therefore, program description is commented out.

When using the 3-phase PWM driver, delete the program for debugging.

Note that the priority level of the TAB0 valley interrupt (INTTB0OV) is 1.

The following flowchart illustrates the TAB0 valley interrupt (INTTB0OV) servicing.





5.8 A/D Converters 0 and 1 Conversion Completion Processing

This function is called after conversion by A/D converters 0 and 1 is completed. The 3-phase PWM driver programs nothing in the function.

The priority level of the A/Dn conversion completion interrupt (INTADn) is 4 (n = 0 or 1).

The following flowchart illustrates the A/D converters 0 and 1 conversion completion processing.





5.9 sin2 Calculation Processing

This function executes sin calculation by Taylor's expansion. The following flowchart illustrates the sin2 calculation processing.



Figure 5-9. sin2 Calculation Processing

5.10 sins Calculation Processing

This function executes sins calculation by Taylor's expansion. It is called by sin2. The following flowchart illustrates the sins calculation processing.





CHAPTER 6 SETTINGS

6.1 Settings of 3-Phase PWM Driver

The settings of the 3-phase PWM driver are shown below.

Table 6-1. Settings of 3-Phase PWM Driver

Parameter	Set Value			
Operating clock of microcontroller	64 MHz (input clock: 8 MHz)			
PWM output pin	TOB0T1 to TOB0T3, TOB0B1 to TOB0B3			
Carrier frequency	20 kHz			
Culling rate	1/1			
Dead time	4 µs			
A/D conversion start trigger timing of ANI00	1 μ s after TAB0 valley interrupt (INTTB0OV) of carrier period			
A/D conversion start trigger timing of ANI10	1 μ s after TAB0 valley interrupt (INTTB0OV) of carrier period			
A/D conversion completion time of ANI00	2 µs			
A/D conversion completion time of ANI10	2 µs			
Priority level of A/D0 conversion completion interrupt (INTAD0) of ANI00	Level 4			
Priority level of A/D1 conversion completion interrupt (INTAD1) of ANI10	Level 4			
Operating mode of A/D converters 0 and 1	Set the trigger for INTTA0CC0 and INTTA0CC1 in hardware trigger mode of normal operation mode.			
Synchronization operation	Performed			

APPENDIX A INTERFACE BETWEEN MODULES

The following table shows the interfaces between the modules of the 3-phase PWM driver.

Transmission Module	Interface	Туре	Symbol	Explanation	Reception Module
main()	Mode setting	В	pwm_mode	For setting 3-phase PWM mode 0x00: Direct mode 0x01: dq conversion mode 0x02: Output lock mode	pwm()
	Output enable	В	pwm_flag	 Enables PWM output. 0x00: Changes mode of PWM output pin to high- impedance mode. 0x01: Changes mode of PWM output pin to PWM output mode. 	-
	Set 0	W	value0	Control value 0In direct mode:U-phase duty (0 to 800)In dq conversion mode:d-axis current (-400 to 400)	
	Set 1	W	value1	Control value 1In direct mode:V-phase duty (0 to 800)In dq conversion mode:q-axis current (-400 to 400)	
	Set 2	W	value2	Control value 2In direct mode:W-phase duty (0 to 800)In dq conversion mode:Rotor rotation position (0 to 9,999)	
	x	LW	x	Passes x value of sin2 calculation processing. 0 to 9,999	sin2()

Table A-1. Interfaces Between Modules of 3-phase PWM Driver (1/2)

Remark B: Byte type

W: Word type

LW: Local word type

Transmission Module	Interface	Туре	Symbol	Explanation	Reception Module
pwm()	pt_unit status	W	pwm() output	Passes status after pwm processing. 0x00 to 0x03, 0xff: Return value from hi-z function	main()
	x	LW	x	Passes x value of sin2 calculation processing. 0 to 9,999	sin2()
	High-impedance mode setting	В	hi_mode	Enables high-impedance mode. 0x00: High-impedance mode 0x01: Cancels high-impedance mode.	hi_z()
	hi_z flag	В	hi_flag	High-impedance mode setting change flag 0x00: High-impedance state is not changed. 0x01: Changing high-impedance state is enabled.	
Hi_z()	High-impedance state	w	hi_z() output	Passes status after high-impedance processing. 0x00: High-impedance state 0x01: Cancels high-impedance state. 0x02: None 0x03: Other mode	main() pwm()
sin2()	sin2answer	LW	sin2() output	Returns sin2 calculation result. Maximum value: 0x3fff Minimum value: 0xfffc001	main() pwm()
	x	LW	x	Passes x value for sins calculation processing. 0 to 2,499	sins()
sins()	sinanswer	LW	sins	Returns sins calculation result.	sin2()
				Maximum value: 0x3fff	
				Minimum value: 0xffffc001	

Table A-1.	Interfaces	Between	Modules	of 3-phase		Driver (2/2)
	michaoco	Dormoon	moduloo	or o pridoc	, , ,,,,,,		~~

Remark B: Byte type

W: Word type

LW: Local word type

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A

20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706