

SH7216 Group

REJ06B1002-0100

Rev. 1.00

Jun. 03, 2010

Using the Multi-function Timer Pulse Unit 2, A/D Converter and Direct Memory Access Controller

Summary

This application note provides an example to use the SH7216 Multi-function Timer Pulse Unit 2, A/D Converter, and Direct Memory Access Controller.

Target Device

SH7216 MCU

Contents

1. Introduction.....	2
2. Applications	3
3. Sample Program Listing.....	18
4. References	29

1. Introduction

1.1 Specifications

The SH7216 Multi-function Timer Pulse Unit 2 activates the A/D Converter, and SH7216 Direct Memory Access Controller transfers the A/D conversion value to the SH7216 on-chip RAM.

1.2 Modules Used

- Multi-function Timer Pulse Unit 2
- A/D Converter
- Direct Memory Access Controller

1.3 Applicable Conditions

MCU	SH7216 Internal clock: 200 MHz
Operating Frequencies	Bus clock: 50 MHz Peripheral clock: 50 MHz AD clock: 50 MHz
Integrated Development Environment	Renesas Electronics Corporation High-performance Embedded Workshop Ver.4.07.00
C Compiler	Renesas Electronics SuperH RISC engine Family C/C++ Compiler Package Ver.9.03 Release 00
Compiler Options	Default setting in the High-performance Embedded Workshop (-cpu=sh2afpu -fpu=single -debug -gbr=auto -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

1.4 Related Application Note

For more information, refer to the following application note:

- SH7216 Group Example of Initialization

2. Applications

2.1 Overview of Modules

2.1.1 Multi-function Timer Pulse Unit 2

The Multi-function Timer Pulse Unit 2 is an advanced timer unit, consisting of six 16-bit timer channels. The compare match function, and input capture function can be specified on each channel of the Multi-function Timer Pulse Unit 2. Set channels 3 and 4 of the Multi-function Timer Pulse Unit 2 in reset-synchronized PWM mode or complementary PWM mode to control 6-phase PWM output. Also, use the compare match or input capture as triggers to activate the Direct Memory Access Controller, Data Transfer Controller, and A/D Converter directly, not via the CPU.

Table 1 lists the specifications of the Multi-function Timer Pulse Unit 2. Figure 1 shows its block diagram. For more information, refer to the Multi-function Timer Pulse Unit 2 (MTU2) chapter in the SH7216 Group Hardware Manual.

Table 1 Multi-function Timer Pulse Unit 2 Specifications

Item	Description
Number of channels	16-bit timer × 6 channels (channels 0 to 5)
Counter clock	Internal clock or external clock can be used on each channel Note: Only the internal clock can be specified on channel 5.
Channels 0 to 5 operation	<ul style="list-style-type: none"> • Outputs waveforms by compare match, and input capture • Clears counter, writes to multiple timer counters (TCNT) simultaneously, clears counter simultaneously by compare match and input capture • Synchronized inputs to or from registers by counter synchronization, and 12-phase PWM waveform outputs (max.) by using with synchronization
A/D converter start trigger	<ul style="list-style-type: none"> • A/D converter start trigger can be generated • In complementary PWM mode, interrupts at the crest and trough of the counter value and A/D converter start triggers can be skipped
Buffer operation	Register buffer operation can be specified on channels 0, 3, and 4
Operating mode	<ul style="list-style-type: none"> • Channels 0 to 4: PWM mode can be specified • Channels 1 and 2: Phase counting mode can be specified, respectively • Channels 3 and 4 (interlocked): Outputting six-phase PWM waveforms (three-phase positive and three-phase negative) in complementary PWM and reset-synchronized PWM modes can be specified
Interrupt request	28 interrupt sources (e.g. Compare match interrupt, input capture interrupt)
Other	<ul style="list-style-type: none"> • Cascade connection • Module standby mode can be specified • Dead time compensation counter available by channel 5




Figure 1 Multi-function Timer Pulse Unit 2 Block Diagram

2.1.2 A/D Converter

The A/D Converter includes two A/D modules (A/D_0 and A/D_1) to input four channels with 12-bit resolution. Data converted by the A/D Converter is stored in the A/D data register (ADDR).

A/D Converter operates in single-cycle scan mode, and continuous scan mode. In single-cycle scan mode, the A/D Converter converts the input analog voltage to digital on one or more channels specified, and enters the A/D conversion wait state. In continuous scan mode, the A/D Converter converts the input analog voltage to digital repeatedly on one or more channels specified. When converting analog to digital is completed, the A/D conversion end interrupt can be generated to the CPU. The Direct Memory Access Controller and Data Transfer Controller can be activated when the A/D conversion end interrupt occurs ^(note).

Table 2 lists the A/D Converter specifications. Figure 2 shows its block diagram. For more information, refer to the A/D Converter (ADC) chapter in the SH7216 Group Hardware Manual.

Note: When the Direct Memory Access Controller is activated, the CPU interrupt is not generated. The Direct Memory Access Controller can only be activated by A/D module_0 (A/D_0).

Table 2 A/D Converter Specifications

Item	Description
Resolution	12-bit
Conversion speed	Minimum conversion timer per channel: 1.0 μ s (A ϕ is operating at 50 MHz)
Number of modules	2 (A/D_0, A/D_1)
Number of input channels	8 (AN0 to AN7)
Operating mode	<ul style="list-style-type: none"> • Single-cycle scan mode • Continuous scan mode
Sample-and-hold function	<ul style="list-style-type: none"> • Channels 0 to 3 share one circuit, channels 4 to 7 share one circuit • Channels 0 to 2 have dedicated circuits for each channel (3 circuits in total)
A/D conversion trigger	<ul style="list-style-type: none"> • Software: ADST bit setting • Timer: <ul style="list-style-type: none"> — TRGAN, TRG0N, TRG4AN, and TRG4BN from the Multi-function Timer Pulse Unit 2 — TRGAN, TRG4AN, and TRG4BN from the Multi-function Timer Pulse Unit 2 • External trigger: $\overline{\text{ADTRG}}$




Figure 2 A/D Converter Block Diagram

2.1.3 Direct Memory Access Controller

The Direct Memory Access Controller transfers data among the external device with DACK (transfer request acknowledge signal), external memory, on-chip memory, memory-mapped external device, and on-chip peripheral modules, instead of CPU. It has two bus modes; cycle steal mode and burst mode.

In cycle steal mode, the Direct Memory Access Controller leaves the bus to the other masters when it finishes "a transmit" (in bytes, words, long words, or 16 bytes). When the Direct Memory Access Controller receives another transfer request, it retrieves the bus again. Then, it transfers data in unit of a transfer, and leaves the bus again to the other bus. The Direct Memory Access Controller repeats this operation until the transfer end conditions are satisfied.

The Direct Memory Access Controller can generate the DMA transfer end interrupt to the CPU when the DMA transfer is completed.

Table 3 lists the Direct Memory Access Controller specifications. Figure 3 shows its block diagram. For more information, refer to the Direct Memory Access Controller (DMAC) chapter in the SH7216 Group Hardware Manual.

Table 3 Direct Memory Access Controller Specifications

Item	Description
Number of channels	8 (Channels 0 to 7)
Address space	4 GB physically
Transfer data length	Byte, word (2 bytes), long word (4 bytes), and 16 bytes (4 long words)
Number of transfers	16,777,216 (24-bit) times
Address mode	<ul style="list-style-type: none"> • Single address mode • Dual address mode
Transfer request	<ul style="list-style-type: none"> • Auto-request • External request (Only 4 channels, channels 0 to 3) • On-chip peripheral module request (number of requests: 19)
Bus mode	<ul style="list-style-type: none"> • Cycle steal mode • Burst mode
Interrupt source	CPU interrupt is generated when one-half of the data transfer ("a transfer") is completed or "a transfer" is completed
External request detection	DREQ (Transfer request signal from an external device) input can be detected in low level or high level, and at rising edge or falling edge
DMA transfer request acknowledge signal/DMA transfer end	Active levels for DACK and TEND signals can be specified
Reload function	The reload function can be enabled or disabled per channel




Figure 3 Direct Memory Access Controller Block Diagram

2.2 Configuration Procedure

2.2.1 Configuring the Multi-function Timer Pulse Unit 2

Figure 4 shows the flow chart for configuring the Multi-function Timer Pulse Unit 2 used in this application. For more information on register settings, refer to the SH7216 Group Hardware Manual.




Figure 4 Flow Chart for Configuring the Multi-function Timer Pulse Unit 2

2.2.2 Configuring the A/D Converter

Figure 5 shows the flow chart for configuring the A/D Converter used in this application. For more information on register settings, refer to SH7216 Group Hardware Manual.




Figure 5 Flow Chart for Configuring the A/D Converter

2.2.3 Configuring the Direct Memory Access Controller

Figure 6 shows the flow chart for configuring the Direct Memory Access Controller used in this application. For more information on register settings, refer to the SH7216 Group Hardware Manual.




Figure 6 Flow Chart for Configuring the Direct Memory Access Controller

2.3 Sample Program Procedure

2.3.1 Sample Program Operation

The sample program uses the Multi-function Timer Pulse Unit 2 to output PWM waveform (one cycle is 1 ms), and activates the A/D Converter in every cycle. Then, it transfers the A/D conversion value to on-chip RAM by the Direct Memory Access Controller every time the A/D conversion is completed.

The Multi-function Timer Pulse Unit 2 operates in PWM mode 1, and outputs PWM waveform (duty cycle = 50%, one cycle = 1 ms) from the TIOC0A pin. It specifies the cycle in Timer general register A_0 (TGRA_0), and the duty cycle in Timer general register B_0. The A/D converter start request signal (TRGAN) occurs on the compare match between Timer counter_0 (TCNT_0) and TGRA_0 ^(note).

The A/D Converter operates in single scan mode to start the A/D conversion on the analog input channel AN0 by the TRGAN. The A/D conversion end interrupt signal (ADI0) occurs when the A/D conversion is completed.

The Direct Memory Access Controller operates in cycle steal mode to transfer the A/D conversion data from A/D data register 0 (ADDR0) to on-chip RAM by ADI0. The DMA transfer end interrupt (DEI) occurs when transferring 1-KB data is completed.

After the CPU is reset, the sample program configures the A/D Converter, Direct Memory Access Controller, and Multi-function Timer Pulse Unit 2, and starts TCNT_0 counter. Then, it executes the A/D conversion on every TGRA_0 compare match, and transfers the A/D conversion value to on-chip RAM by the Direct Memory Access Controller. In the DMA transfer end interrupt processing, the sample program disables the DMA transfer, clears the transfer end flag (TE bit), and stops TCNT_0 counter.

Figure 7 shows the sample program operation (overview).

Note: The A/D converter start request can be generated no matter whether the Multi-function Timer Pulse Unit 2 outputs PWM waveforms or not.




Figure 7 Sample Program Operation (Overview)

2.3.2 Multi-function Timer Pulse Unit 2 Register Setting

Table 4 lists the register settings for the Multi-function Timer Pulse Unit 2.

Table 4 Multi-function Timer Pulse Unit 2 Register Settings

Register Name	Address	Setting	Description
Standby control register 3 (STBCR3)	H'FFFE 0408	H'5A	<ul style="list-style-type: none"> MSTP35 = "0": Supply the clock to the Multi-function Timer Pulse Unit 2
Port E control register L1 (PECRL1)	H'FFFE 3A16	H'0004	<ul style="list-style-type: none"> PE0MD = "4": Specify PE0 pin as the TIOC0A
Port E I/O register L (PEIORL)	H'FFFE 3A06	H'0001	<ul style="list-style-type: none"> PE0IOR = "1": Specify the TIOC0A to output
Timer control register_0 (TCR_0)	H'FFFE 4300	H'23	<ul style="list-style-type: none"> CCLR[2:0] = "B'001": Clear TCNT_0 by TGRA_0 compare match or input capture CKEG[1:0] = "B'00": Specify TCNT_0 to count at rising edge of the input clock TPSC[2:0] = "B'011": Specify TCNT_0 to count when internal clock is Pφ/64
Timer I/O control register H_0 (TIORH_0)	H'FFFE 4302	H'21	<ul style="list-style-type: none"> IOB[3:0] = "B'0010": Specify to output low level signal by default, to output high level signal by the compare match IOA[3:0] = "B'0001": Specify to output low level signal by default, to output low level signal by the compare match
Timer interrupt enable register_0 (TIER_0)	H'FFFE 4304	H'80	<ul style="list-style-type: none"> TTGE = "1": Enable to generate the A/D converter start request
Timer general register A_0 (TGRA_0)	H'FFFE 4308	D'781	Specify the PWM waveform output cycle
Timer general register B_0 (TGRB_0)	H'FFFE 430A	D'390	Specify the PWM waveform duty cycle
Timer mode register_0 (TMDR_0)	H'FFFE 4301	H'02	<ul style="list-style-type: none"> MD[3:0] = "B'0010": Specify PWM mode 1
Timer start register (TSTR)	H'FFFE 4280	H'01	<ul style="list-style-type: none"> CST0 = "1": TCNT_2 to TCNT_0 counters are running

2.3.3 A/D Converter Register Setting

Table 5 lists the register settings for the A/D Converter.

The following setting enables the A/D conversion end interrupt, however, the CPU interrupt is not generated because the Direct Memory Access Controller is activated in this application.

Table 5 A/D Converter Register Settings

Register Name	Address	Setting	Description
Standby control register 3 (STBCR3)	H'FFFE 0408	H'5A	<ul style="list-style-type: none"> MSTP32 = "0": Supply the clock to A/D_0
A/D control register_0 (ADCR_0)	H'FFFF E800	H'12	<ul style="list-style-type: none"> ADST = "0": Disable the A/D conversion ADCS = "0": Specify single-cycle scan mode ACE = "0": Disable to clear the ADDR register automatically by reading the ADDR register ADIE = "1": Enable to generate the A/D conversion end interrupt TRGE = "1": Enable the A/D conversion by the external trigger input or the A/D converter start trigger from the Multi-function Timer Pulse Unit 2 EXTRG = "0": Activate the A/D Converter by the A/D converter start trigger from the Multi-function Timer Pulse Unit 2
A/D start trigger select register_0 (ADSTRGR_0)	H'FFFF E81C	H'04	<ul style="list-style-type: none"> STR2 = "1": Enable to start the A/D conversion by the TRGAN trigger (Multi-function Timer Pulse Unit 2)
A/D analog input channel select register_0 (ADANSR_0)	H'FFFF E820	H'01	<ul style="list-style-type: none"> ANS0 = "1": Specify the analog input channel AN0
A/D bypass control register_0 (ADBYPSCR_0)	H'FFFF E830	H'01	<ul style="list-style-type: none"> SH = "1": Specify the exclusive sample-and-hold circuit for each channel

2.3.4 Direct Memory Access Controller Register Setting

Table 6 lists the register settings for the Direct Memory Access Controller.

Table 6 Direct Memory Access Controller Register Settings

Register Name	Address	Setting	Description
DMA source address register_0 (SAR_0)	H'FFFE 1000	H'FFFF E840	Transfer source address: ADDR0 register address
DMA destination address register_0 (DAR_0)	H'FFFE 1004	H'FFF8 0000	Transfer destination address: Starting address in on-chip RAM (Transfer destination)
DMA transfer count register_0 (DMATCR_0)	H'FFFE 1008	D'512	Number of transfers: 512
DMA channel control register_0 (CHCR_0)	H'FFFE 100C	H'0000 0000	<ul style="list-style-type: none"> DE = "0": Disable the DMA transfer
		H'0000 480C	<ul style="list-style-type: none"> TC = "0": Execute "a transfer" by a DMA transfer request RLD = "0": Disable the reload function DM[1:0] = "B'01": Increment the destination address by two SM[1:0] = "B'00": Specify the source address as fixed RS[3:0] = "B'1000": Specify the DMA extension resource selector TB = "0": Specify cycle steal mode TS[1:0] = "B'01": Specify to transfer data in words IE = "1": Enable the interrupt request
		H'0000 580D	<ul style="list-style-type: none"> DE = "1": Enable the DMA transfer on channel 0
DMA operation register (DMAOR)	H'FFFE 1200	H'0007 ^(note)	<ul style="list-style-type: none"> DME = "1": Enable the DMA transfer on all channels
DMA extension resource selector 0 (DMARS0)	H'FFFE 1300	H'00B3	<ul style="list-style-type: none"> CH0 MID[5:0] = "B'1011 00": Specify A/D module_0 as the DMA transfer request source CH0 RID[1:0] = "B'11": Specify A/D module_0 as the DMA transfer request source
Interrupt priority register 06 (IPR06)	H'FFFE 0C00	H'F000	Transfer end interrupt level: 15

Note: To avoid clearing the address error flag and NMI flag, the above setting writes 1 in bits AE and NMIF.

2.3.5 Sample Program Flow Chart

Figure 8 shows the flow chart of the sample program.




Figure 8 Sample Program Flow Chart

3. Sample Program Listing

3.1 Sample Program List "main.c" (1/9)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products.  No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   (C) 2010 Renesas Electronics Corporation. All rights reserved.
29 *"FILE COMMENT"***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : main.c
32 *   Abstract    : MTU2+ADC+DMAC Module Application
33 *   Version     : 1.00.00
34 *   Device      : SH7216
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: R0K572167 (CPU board)
40 *   Description :
41 *****/
42 *   History     : Jun.03,2010 Ver.1.00.00
43 *"FILE COMMENT END"*****
44 #include "iodefine.h"
45
46 /* ==== Macro definition ==== */
47 #define DMA_SRC_ADR    0xffffe840    /* DMA transfer source (ADDR0) address */
48 #define DMA_COUNT     512           /* Number of transfers: 512 (1 word/1 transfer) */
49

```

3.2 Sample Program List "main.c" (2/9)

```

50  /* ==== Prototype declaration ==== */
51  void main(void);
52  void io_init_pfc(void);
53  void io_init_mtu2(void);
54  void io_init_adc(void);
55  void io_init_dmac(void *src, void *dst, int count);
56  void io_start_timer_mtu2(void);
57
58  /* ==== Global variable ==== */
59  unsigned short ad_data[DMA_COUNT]; /* Transfer destination of the A/D conversion data */
60  volatile unsigned char f_dma_end; /* Variable to check if the DMA transfer is completed */
61
62  /*"FUNC COMMENT"*****
63  * ID          :
64  * Outline     : Sample program main
65  *-----
66  * Include     :
67  *-----
68  * Declaration : void main(void);
69  *-----
70  * Description : Clears the DMA transfer destination, configures the PFC,
71  *              : MTU2, ADC and DMAC.
72  *              : Then, this function starts the MTU2 timer to count.
73  *              : After counting is started, it outputs PWM waveform in 1-ms
74  *              : cycle, and activates the ADC in every cycle.
75  *              : It transfers the A/D conversion value to on-chip RAM every
76  *              : time the A/D conversion is completed.
77  *              : After the timer starts counting, this function waits until
78  *              : transferring 1-KB data is completed.
79  *-----
80  * Argument    : void
81  *-----
82  * Return Value : void
83  *-----
84  * Note        : None
85  *"FUNC COMMENT END"*****/
86  void main(void)
87  {
88      int i; /* Loop counter variable */
89
90      /* ==== Clears the transfer destination memory area ==== */
91      for(i = 0; i < DMA_COUNT; i++){
92          ad_data[i] = 0x0000; /* Clears the area storing A/D conversion data */
93                               /* in on-chip RAM to 0 */
94      }
95
96      /* ==== Configures the PFC ==== */
97      io_init_pfc();
98

```

3.3 Sample Program List "main.c" (3/9)

```

99     /* ==== Configures the MTU2 ==== */
100    io_init_mtu2();
101
102    /* ==== Configures the ADC ==== */
103    io_init_adc();
104
105    /* ==== Configures the DMAC ==== */
106    io_init_dmac((void *)DMA_SRC_ADR, (void *)ad_data, DMA_COUNT);
107
108    /* ==== Specifies the MTU2 timer (TCNT_0) to start counting ==== */
109    io_start_timer_mtu2();
110
111    while(f_dma_end == 0){
112        /* Waits until the DMA transfer is completed */
113    }
114
115    while(1){
116        /* loop */
117    }
118 }
119
120 /*"FUNC COMMENT"*****
121  * ID          :
122  * Outline     : PFC configuration
123  *-----
124  * Include     : "iodefine.h"
125  *-----
126  * Declaration : void io_init_pfc(void);
127  *-----
128  * Description : Configures the Pin Function Controller (PFC).
129  *             : Specifies the PE0 pin function to TIOCOA output.
130  *-----
131  * Argument    : void
132  *-----
133  * Return Value : void
134  *-----
135  * Note        : None
136  *"FUNC COMMENT END"*****/
137 void io_init_pfc(void)
138 {
139     /* ==== Sets the Port E control register L1 (PECRL1) ==== */
140     PFC.PECRL1.BIT.PE0MD = 4; /* Sets the PE0 pin function to TIOCOA */
141
142     /* ==== Sets the Port E IO register L (PEIORL) ==== */
143     PFC.PEIORL.BIT.B0 = 1; /* Sets the TIOCOA pin to output */
144 }
145

```

3.4 Sample Program List "main.c" (4/9)

```

146  /*"FUNC COMMENT"*****
147  * ID          :
148  * Outline     : MTU2 configuration
149  *-----
150  * Include     : "iodefine.h"
151  *-----
152  * Declaration : void io_init_mtu2(void);
153  *-----
154  * Description : Configures the Multi-function Timer Pulse Unit 2 (MTU2).
155  *             : - Operating mode: PWM mode 1
156  *             : - TCNT_0: Count when the internal clock is P-clock/64
157  *             : - PWM waveform cycle: Set to TGRA_0
158  *             : - PWM waveform duty cycle: Set to TGRB_0
159  *-----
160  * Argument    : void
161  *-----
162  * Return Value : void
163  *-----
164  * Note        : None
165  *"FUNC COMMENT END"*****/
166  void io_init_mtu2(void)
167  {
168      /* ==== Sets the Standby control register (STBCR3) ==== */
169      STB.CR3.BIT.MTU2 = 0;      /* Supplies the clock to the MTU2 */
170
171      /* ==== Sets the Timer interrupt enable register_0 (TIER_0) ==== */
172      MTU20.TIER.BIT.TTGE = 1;  /* Enables the A/D converter start request */
173
174      /* ==== Sets the Timer control register_0 (TCR_0) ==== */
175      MTU20.TCR.BYTE = 0x23;
176      /*
177         bit 7 to 5: CCLR[2:0] = B'001 --- Clears the Timer counter (TCNT) by the
178         :                               Timer general register (TGRA) compare match
179         bit 4, 3: CKEG[1:0] = B'00 ----- Specifies the TCNT to count at the
180         :                               rising edge of the input clock
181         bit 2 to 0: TPSC[2:0] = B'011 --- Specifies the TCNT to count when
182         :                               the internal clock is P-clock/64
183     */
184

```

3.5 Sample Program List "main.c" (5/9)

```

185     /* ==== Sets the Timer I/O control register H_0 (TIORH_0) ==== */
186     MTU20.TIOR.BIT.IOB = 2;      /* TIOC0A pin outputs low level signal by default, */
187                                 /* outputs high level signal by the TGRB_0 register */
188                                 /* compare match */
189     MTU20.TIOR.BIT.IOA = 1;      /* TIOC0A pin outputs low level signal by default, */
190                                 /* outputs low level signal by the TGRA_0 register */
191                                 /* compare match */
192
193     /* ==== Sets the Timer general register A_0 (TGRA_0) ==== */
194     MTU20.TGRA = 782 - 1;        /* Specifies the PWM waveform 1-ms cycle by P-clock/64 */
195
196     /* ==== Sets the Timer general register B_0 (TGRB_0) ==== */
197     MTU20.TGRB = 391 - 1;        /* Specifies the PWM duty cycle 50% by P-clock/64 */
198
199     /* ==== Sets the Timer mode register_0 (TMDR_0) ==== */
200     MTU20.TMDR.BIT.MD = 2;      /* Specifies PWM mode 1 */
201 }
202
203 /*"FUNC COMMENT"*****
204 * ID          :
205 * Outline     : ADC configuration
206 *-----
207 * Include     : "iodefine.h"
208 *-----
209 * Declaration : void io_init_adc(void);
210 *-----
211 * Description : Configures the A/D Converter (ADC).
212 *             : - Operating mode: Single-cycle scan mode
213 *             : - A/D converter start trigger: TRGAN (MTU2)
214 *             : - Conversion circuit: Sample-and-hold circuit
215 *-----
216 * Argument    : void
217 *-----
218 * Return Value : void
219 *-----
220 * Note        : None
221 *"FUNC COMMENT END"*****/
222 void io_init_adc(void)
223 {
224     /* ==== Sets the Standby control register 3 (STBCR3) ==== */
225     STB.CR3.BIT._ADC0 = 0;      /* Supplies the clock to A/D module_0 */
226

```

3.6 Sample Program List "main.c" (6/9)

```
227     /* ==== Sets the A/D control register_0 (ADCR_0) ==== */
228     ADC0.ADCR.BYTE = 0x12;
229     /*
230         bit 7: ADST = 0 ---- Not used
231         bit 6: ADCS = 0 ---- Single-cycle scan mode
232         bit 5: ACE = 0 ---- Disables to auto-clear the ADDR by reading the ADDR
233         bit 4: ADIE = 1 ---- Enables the A/D conversion end interrupt
234         bit 3, 2: Reserved(0)
235         bit 1: TRGE = 1 ---- Enables the A/D conversion by the external trigger or
236             :                 the A/D converter start trigger from the MTU2/MTU2S
237         bit 0: EXTRG = 0 --- Activates the A/D Converter by the A/D converter
238             :                 start trigger from the MTU2/MTU2S
239     */
240
241     /* ==== Sets the A/D start trigger select register_0 (ADSTRGR_0) ==== */
242     ADC0.ADSTRGR.BIT.STR2 = 1; /* Enables to start the A/D conversion by the */
243                             /* TRGAN trigger (MTU2) */
244
245     /* ==== Sets the A/D analog input channel select register_0 (ADANSR_0) ==== */
246     ADC0.ADANSR.BIT.ANS0 = 1; /* Specifies the A/D analog input channel AN0 */
247
248     /* ==== Sets the A/D bypass control register_0 (ADBYPSR_0) ==== */
249     ADC0.ADBYPSR.BIT.SH = 1; /* Specifies the sample-and-hold circuit */
250 }
251
```

3.7 Sample Program List "main.c" (7/9)

```

252  /*"FUNC COMMENT"*****
253  * ID          :
254  * Outline     : DMAC configuration
255  *-----
256  * Include     : "iodefine.h"
257  *-----
258  * Declaration : void io_init_dmac(void *src, void *dst, int count);
259  *-----
260  * Description : Configures the Direct Memory Access Controller (DMAC).
261  *             : - Operating mode: Cycle steal mode
262  *             : - On-chip peripheral module request: A/D module_0
263  *             : - Transfer source: A/D data register_0 (ADDR0)
264  *             : - Transfer destination: On-chip RAM
265  *             : - Transfer data length: In words
266  *             : - Reload function: Not used
267  *-----
268  * Argument    : void *src ; Transfer source address
269  *             : void *dst ; Transfer destination address
270  *             : int count ; Number of transfers
271  *-----
272  * Return Value : void
273  *-----
274  * Note        : None
275  *"FUNC COMMENT END"*****/
276  void io_init_dmac(void *src, void *dst, int count)
277  {
278      /* ==== Disables the DMA transfer on channel 0 ==== */
279      DMAC0.CHCR.BIT.DE = 0;
280
281      /* ==== Sets the DMA source address register_0 (SAR_0) ==== */
282      DMAC0.SAR = src;          /* Sets the DMA transfer source address */
283
284      /* ==== Sets the DMA destination address register_0 (DAR_0) ==== */
285      DMAC0.DAR = dst;         /* Sets the DMA transfer destination address */
286
287      /* ==== Sets the DMA transfer count register_0 (DMATCR_0) ==== */
288      DMAC0.DMATCR = count;    /* Sets the number of DMA transfers */
289
290      /* ==== Sets the DMA extension resource selector 0 (DMARS0) ==== */
291      DMAC.DMARS0.WORD = 0x00b3; /* Sets A/D module_0 as the DMA transfer request source */
292

```


3.8 Sample Program List "main.c" (8/9)

```
293     /* ==== Sets the DMA channel control register_0 (CHCR_0) ==== */
294     DMAC0.CHCR.LONG = 0x0000480c;
295     /*
296         bit 31: TC = 0 ----- Executes "a transfer" by a transfer request
297         bit 30, 29: Reserved(0)
298         bit 28: RLD = 0 ----- Disables the reload function
299         bit 27 to 24: Reserved(0).
300         bit 23: DO = 0 ----- Not used
301         bit 22: TL = 0 ----- Not used
302         bit 21, 20: Reserved(0)
303         bit 19: HE = 0 ----- Not used
304         bit 18: HIE = 0 ----- Not used
305         bit 17: AM = 0 ----- Not used
306         bit 16: AL = 0 ----- Not used
307         bit 15, 14: DM[1:0] = B'01 ----- Increments the destination address by 2
308         bit 13, 12: SM[1:0] = B'00 ----- Specifies the source address as fixed
309         bit 11 to 8: RS[3:0] = B'1000 --- Specifies the DMA extension
310                                     resource selector
311         bit 7: DL = 0 ----- Not used
312         bit 6: DS = 0 ----- Not used
313         bit 5: TB = 0 ----- Specifies cycle steal mode
314         bit 4, 3: TS[1:0] = B'01 ----- Specifies to transfer data in words
315         bit 2: IE = 1 ----- Enables the interrupt request
316         bit 1: TE = 0 ----- Clears the TE flag
317         bit 0: DE = 0 ----- Disables the DMA transfer
318     */
319
320     /* ==== Sets the Interrupt priority register 06 (IPR06) ==== */
321     INTC.IPR06.BIT._DMAC0 = 15;     /* Specifies the DMAC0 interrupt level as 15 */
322
323     /* ==== Sets the DMA operation register (DMAOR) ==== */
324     DMAC.DMAOR.WORD |= 0x0007;
325         /* bit 0: DME = 1 --- Enables the DMA transfer on all channels */
326         /* To avoid clearing the address error flag, and NMI flag, */
327         /* writes 1 in bits AE and NMIF */
328
329     /* ==== Enables the DMA transfer on channel 0 ==== */
330     DMAC0.CHCR.BIT.DE = 1;
331 }
332
```

3.9 Sample Program List "main.c" (9/9)

```
333  /*"FUNC COMMENT"*****
334  * ID          :
335  * Outline     : MTU2 Timer Count (TCNT_0) Start Setting
336  *-----
337  * Include     : "iodefine.h"
338  *-----
339  * Declaration : void io_start_timer_mtu2(void);
340  *-----
341  * Description : Starts the MTU2 timer counter_0 (TCNT_0) operation.
342  *-----
343  * Argument    : void
344  *-----
345  * Return Value : void
346  *-----
347  * Note        : None
348  *"FUNC COMMENT END"*****/
349  void io_start_timer_mtu2(void)
350  {
351     MTU2.TSTR.BIT.CST0 = 1;
352 }
353
354  /* End of File */
```

3.10 Sample Program List "intprg.c" (1/2)

```

1      /*****
2      *   DISCLAIMER
3      *
4      *   This software is supplied by Renesas Electronics Corp. and is only
5      *   intended for use with Renesas products.  No other uses are authorized.
6      *
7      *   This software is owned by Renesas Electronics Corp. and is protected under
8      *   all applicable laws, including copyright laws.
9      *
10     *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11     *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12     *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13     *   PARTICULAR PURPOSE AND NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY
14     *   DISCLAIMED.
15     *
16     *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17     *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18     *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19     *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20     *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21     *
22     *   Renesas reserves the right, without notice, to make changes to this
23     *   software and to discontinue the availability of this software.
24     *   By using this software, you agree to the additional terms and
25     *   conditions found by accessing the following link:
26     *   http://www.renesas.com/disclaimer
27     *****/
28     *   (C) 2010 Renesas Electronics Corporation. All rights reserved.
29     *"FILE COMMENT"***** Technical reference data *****
30     *   System Name : SH7216 Sample Program
31     *   File Name   : intprg.c
32     *   Abstract    : Interrupt Functions
33     *   Version     : 1.00.00
34     *   Device      : SH7216
35     *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36     *                : C/C++ compiler package for the SuperH RISC engine family
37     *                :                               (Ver.9.03 Release00).
38     *   OS          : None
39     *   H/W Platform: R0K572167 (CPU board)
40     *   Description :
41     *****/
42     *   History     : Jun.03,2010 Ver.1.00.00
43     *"FILE COMMENT END"*****/
44     #include <machine.h>
45     #include "vect.h"
46     #include "iodefine.h"
47
48     extern unsigned char f_dma_end;
49

```

3.11 Sample Program List "intprg.c" (2/2)

```
50     #pragma section IntPRG
51
52     // 4 Illegal code
53     void INT_Illegal_code(void){/* sleep(); */}
54     // 5 Reserved
55
56     // 6 Illegal slot
57     void INT_Illegal_slot(void){/* sleep(); */}
58
59     ...
60
61     // 108 DMAC0 DEIO
62     void INT_DMAC0_DEIO(void)
63     {
64         unsigned long dummy;          /* Variable for dummy read */
65
66         f_dma_end = 1;
67
68         /* ==== Stops the MTU2 timer counter (TCNT_0) ==== */
69         MTU2.TSTR.BIT.CST0 = 0;
70
71         /* ==== Disables the DMA transfer on channel 0 ==== */
72         DMAC0.CHCR.BIT.DE = 0;
73
74         /* ==== Clears the DMA transfer end flag ==== */
75         DMAC0.CHCR.BIT.TE = 0;
76
77         dummy = DMAC0.CHCR.LONG;      /* Dummy read */
78     }
79
80     ...
81
82     // 254 SCIF SCIF3 RXI3
83     void INT_SCIF_SCIF3_RXI3(void){/* sleep(); */}
84     // 255 SCIF SCIF3 TXI3
85     void INT_SCIF_SCIF3_TXI3(void){/* sleep(); */}
86     // Dummy
87     void Dummy(void){/* sleep(); */}
88
89     /* End of File */
```

4. References

- Software Manual
SH-2A/SH2A-FPU Software Manual Rev.3.00
The latest version of the software manual can be downloaded from the Renesas Electronics website.
- Hardware Manual
SH7216 Group Hardware Manual Rev.1.01
The latest version of the hardware manual can be downloaded from the Renesas Electronics website.
- Technical Update
Addition to and correction of errors in the SH7280 Group Hardware Manual and SH7216 Group Hardware Manual (TN-SH7-A727A/E)
Correction of errors in the SH7216 Group Hardware Manual (TN-SH7-A754A/E)
Correction of errors in the SH7216 Group Hardware Manual (TN-SH7-A761A/E)
Amendment to Product Code Lineup in the SH7216 Group Hardware Manual (TN-SH7-A762A/E)
Limitation on Changes to the Frequency Control Register and Correction of Error in the Hardware Manual (TN-SH7-A769A/E)
Correction of Errors in the Hardware Manual (TN-SH7-A771A/E)
The latest version can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jun.03.10	—	First edition issued

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141