Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Using the DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

Introduction

Asynchronous transfer is used to transmit and receive 128 bytes of data. Using the DMAC to handle the transfer (transmission and reception) of data enables continuous transmission and reception with no CPU intervention.

Target Device

H8SX/1653

Contents

1.	Specification	2
2.	Applicable conditions	2
3.	Description of Modules Used	3
4.	Principles of Operation	9
5.	Description of Software	. 15
6.	Documents for Reference (Note)	. 46

in Asynchronous Mode

1. Specification

- Asynchronous transfer is used to transmit and receive 128 bytes of data. Using the DMAC to handle the transfer (transmission and reception) of data enables continuous transmission and reception with no CPU intervention.
- An example of connection for this sample task is shown in figure 1.
- Table 1 shows the communications format.
- After a power-on reset of the master side, the SCI and DMAC modules are set up. The same side outputs a highlevel trigger on pin P13, after which operations for the asynchronous transmission and reception of 128 bytes of data proceed.
- After a power-on reset of the slave side, the SCI and DMAC modules are set up and the state of pin P13/IRQ3 is polled. When a high-level trigger is input on this pin, the slave side starts operations for the asynchronous transmission and reception of 128 bytes of data.
- In this sample task, the DMAC modules on each side are interrupt-activated to asynchronously handle transmission and reception of the 128 bytes of data.




Figure 1 Asynchronous Serial Transmission and Reception

Table 1 Format for Asynchronous Serial Transmission and Reception

Format	Setting	
Рф	32 MHz	
Serial communications mode	Asynchronous	
Clock source	Internal baud rate generator	
Transfer rate	38,400 bps	
Data length	8 bits	
Parity bit	None	
Stop bit	1 bit	
Serial/parallel conversion format	LSB first	

2. Applicable conditions

Table 2 Applicable conditions

Item	Setting	
Operating frequency	Input clock	: 16 MHz
	System clock (Iφ)	: 32 MHz (input clock frequency \times 2)
	Peripheral module clock (Pφ)	: 32 MHz (input clock frequency \times 2)
	External bus clock (Βφ)	: 32 MHz (input clock frequency \times 2)
Operating mode	Mode 6 (MD2 = 1, MD1 = 1, ar	nd MD0 = 0, MD_CLK = 0)



3. Description of Modules Used

3.1 Description in Outline

Peripheral modules of the H8SX/1653 which are used in this sample task are shown in figure 2.




Figure 2 Functions of the H8SX/1653



The description which concerns the blocks shown in figure 2 is stated below.

1. SCI_0

Transmits and receives data with timing provided by the asynchronous communications.

- a. During SCI transmission
 - When TSR_0 is not full, data for transmission are written to TDR_0, transferred to TSR_0, and then output on the TxD0 pin.
 - When the data are transferred from TDR_0 to TSR_0, a transmission data empty interrupt (TXI0 interrupt) from SCI_0 is generated.
- b. During SCI reception
 - After one frame of data has been received via the RxD0 pin, the received data are transferred from RSR_0 to RDR 0.
 - Once the data have been successfully received and then transferred from RSR_0 to RDR_0, a reception data full interrupt (RXI0 interrupt) from SCI_0 is generated.

2. DMAC channels 0 and 1

- a. During SCI transmission
 - Channel 0 is activated by the transmission data empty interrupt (TXI0 interrupt) from SCI_0 and transfers data from the area where data for transmission are stored to the TDR_0 register.
- b. During SCI reception
 - Channel 1 is activated by the reception data full interrupt (RXI0 interrupt) from SCI_0 and transfers data from RDR_0 to the area where received data is to be stored.



3.2 Description of SCI_0

In this sample task, SCI_0 is used for asynchronous serial data transmission and reception. Figure 3 is a block diagram for SCI_0.




Figure 3 Block Diagram of SCI_0



The description which concerns the blocks shown in figure 3 is stated below.

- On-chip peripheral clock Pφ
 This is the base clock for the operation of on-chip peripheral functions and is generated by a clock oscillator.
- Receive shift register_0 (RSR_0)
 RSR_0 is used to receive serial data. Serial data on RSR_0 are input via the RxD0 pin. When one frame of data has been received, the data bits are automatically transferred to the receive data register (RDR_0). RDR_0 is not accessible by the CPU.
- Receive data register_0 (RDR_0)
 RDR_0 is an 8-bit register and used to store received data. After RSR_0 has received one frame, the data bits are automatically transferred from RSR_0 to RDR_0. Since RSR_0 and RDR_0 function as a double buffer, continuous reception is possible. RDR_0 is for reception only, and so is seen as a read-only register by the CPU.
- Transmit shift register_0 (TSR_0)

 TSR_0 is used to transmit serial data. In transmission, data are transferred from the transmit data register (TDR_0) to TSR_0, and then output on the TxD0 pin. TSR_0 is not directly accessible from the CPU.
- Transmit data register_0 (TDR_0)

 TDR_0 is an 8-bit register and used to store data for transmission. When SCI_0 detects that TSR_0 is empty, data that have been written to TDR_0 are automatically transferred to TSR_0. Since TDR_0 and TSR_0 function as double buffer, if the next data for transmission has already been written to TDR_0 when one frame of data is transmitted, the written data are transferred to TSR_0. This allows continual transmission. Although TDR_0 can be read from or written to by the CPU at all times, only write data for transmission after having confirmed setting of the TDRE bit in the serial status register (SSR_0) to 1.
- Serial mode register_0 (SMR_0)
 SMR_0 is an 8-bit register and used to select the format of serial data communications and the clock source for the on-chip baud-rate register.
- Serial control register_0 (SCR_0)
 SCR_0 is used to control transmission, reception, and interrupts, and to select the clock source for transmission and reception.
- Serial status register_0 (SSR_0)
 SSR_0 consists of status flags for SCI_0 and multiprocessor bits for transmission and reception. TDRE, RDRF, ORER, PER, and FER can only be cleared.
- Smart card mode register_0 (SCMR_0)
 SCMR_0 is used to select the smart-card interface mode for SCMR_0, and to set up the format for the smart-card mode. For this task, the setting in SCMR_0 selects the normal asynchronous or clock synchronous mode.
- Bit rate register_0 (BRR_0)
 BRR_0 is an 8-bit register that adjusts the bit rate.



3.3 Channels 0 and 1 of the DMAC

In this sample task, DMAC channel 0 is activated by the TXI0 interrupt of SCI_0 and DMAC channel 1 is activated by the RXI0 interrupt of SCI_0. A block diagram of the DMAC is given in figure 4.




Figure 4 Block Diagram of the DMAC



The description with reference to figure 4 is stated below.

- DMA source address register 0 (DSAR 0)
- DMA source address register_1 (DSAR_1)

DSARs are 32-bit readable/writable registers and specify the source address for the transfer. Each register is equipped with an address-updating function, so the source address is updated to that for the next transfer each time a transfer operation takes place.

- DMA destination address register 0 (DDAR 0)
- DMA destination address register_1 (DDAR_1)

DDARs are 32-bit readable/writable registers and specify the destination address for the transfer. Each register is equipped with an address-updating function, so the destination address is updated to that for the next transfer each time a transfer operation takes place.

- DMA transfer count register_0 (DTCR_0)
- DMA transfer count register_1 (DTCR_1)

DTCRs are 32-bit readable/writable registers and specify the amount of data to be transferred (total size for transfer). After each data transfer operation, the value is reduced by the amount that corresponds to the transferred amount of data. In this sample task, both are set for 128 bytes of data, and the byte is selected as the unit of data access. One is subtracted from the value on each DMAC operation, to indicate the amount still to be transferred.

- DMA mode control register_0 (DMDR_0)
- DMA mode control register_1 (DMDR_1)
 DMDRs control DMAC operation.
- DMA address control register_0 (DACR_0)
- DMA address control register_1 (DACR_1)
 DACRs set the operating mode and transfer method.
- DMA module request select register_0 (DMRSR_0)
- DMA module request select register_1 (DMRSR_1) DMRSRs set the activation source.



4. Principles of Operation

4.1 Outline

An outline of operation for this sample task is given in figure 5. 128-byte blocks of data are simultaneously transferred in both directions between the master and slave sides.




Figure 5 Outline of Operation



4.2 Transmission

4.2.1 Transmission Start

The timing of start of transmission operations is illustrated in figure 6. Table 3 is a list of the hardware and software processing at the numbered points in figure 6.




Figure 6 Timing of Transmission Start



Table 3 Processing

	Hardy	vare Processing	Software Processing	
(1)	Powe	r-on reset	Initial settings*	
(2)	a.	Activate DMAC_0, and transfer data for transmission from transmitted data holding area to TDR_0.	None.	
(3)	a.	Clear TDRE to 0.	None.	
	b.	Count the TDCR_0.		
	C.	Transfer the contents of TDR_0 to TSR_0.		
(4)	a.	Set TDRE to 1.	None.	
	b.	Activate DMAC_0, and transfer the data		
		from the transmitted data holding area to TDR_0.		
	C.	Output the contents of TSR_0 on pin TxD0.		
(5)	a.	Clear TDRE to 0.	None.	
	b.	DTCR_0 counts down.		
	C.	Transfer the contents of TDR_0 to TSR_0.		

Note: * Initial settings

DMAC_0 settings

- a. Source for activation: TXI0 interrupt. The flag (TDRE) for the TXI0 interrupt source is cleared on completion of the DMA transfer.
- b. Source address: First address of the area where the data for transmission are stored. Incrementation is selected as the address incrementation or decrementation setting.
- c. Destination address: Address of TDR_0. Fixed address is selected as the address incrementation or decrementation setting.
- d. Total amount for transfer: 128 bytes
- e. DMA data transfer is enabled (DTE 0 = 1).

SCR_0 settings

- a. Asynchronous mode. When $P\phi = 32$ MHz, Set the transfer rate to 38,400 bps.
- b. TXI0 interrupt requests are enabled.
- c. Set SCI_0 to enable transmit operations.

4.2.2 Transmission End

The timing of end of transmission operations is illustrated in figure 7. Table 4 is a list of the hardware and software processing at the numbered points in figure 7.




Figure 7 Timing of Transmission End

Table 4 Processing

	Hardy	ware Processing	Softw	are Processing
(4)	a.	Set TDRE to 1.	None.	
	b.	Activate DMAC_0, and transfer data for		
		transmission from transmitted data holding		
		area to TDR_0.		
	C.	Output the contents of TSR_0 on pin TxD0.		
(5)	a.	Clear TDRE to 0.	None.	
	b.	DTCR_0 counts down.		
	C.	Transfer the contents of TDR_0 to TSR_0.		
(6)	a.	Clear TDRE to 0.	DMAC	C_0 transfer end interrupt
	b.	DTCR $_0$ counts down. (DTCR $_0$ = 0)	a.	Enable TEI0 interrupt request.
	C.	Disable the DMA data transfer. (DTE $_0 = 0$)	b.	Disable TXI0 interrupt request.
	d.	Transfer the contents of TDR_0 to TSR_0.	c.	Disable DMAC_0 transfer end
				interrupt request.
(7)	a.	Set TEND to 1.	TEI0	nterrupt
			a.	Stop SCI_0 transmission operation.
			b.	Disable TEI0 interrupt request.

4.3 Reception

The timing of reception operation is illustrated in figure 8. Table 5 is a list of the hardware and software processing at numbered points in figure 8.




Figure 8 Timing of Reception



Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

Table 5 Processing

	Hardware Processing			are Processing		
(1)	Power-on reset			Initial settings*		
(2)	a.	Set RDRF to 1.	None.			
	b.	End reception normally and transfer the received data from RSR_0 to RDR_0.				
	C.	Activate DMAC_1 and transfer the received data from RDR_0 to received data holding area.				
(3)	a.	Clear RDRF to 0.	None.			
	b.	DTCR_1 counts down.				
(4)	a.	DTCR_1 counts down. (DTCR_1 = 0)	DMAC	C_1 transfer end interrupt		
			a.	Disable reception of SCI_0 (RE = 0).		
			b.	Disable interrupt requests of RXI0 and ERI0.		
			C.	Disable DMAC_1 transfer end interrupt request.		

Note: * Initial settings

DMAC_0 settings

- a. Source for activation: RXI0 interrupt. The flag (RDRF) for the RXI0 interrupt source is cleared on completion of the DMA transfer.
- b. Source address: Address of RDR_0. Fixed address is selected as the address incrementation or decrementation setting.
- c. Destination address: First address of the area where the data for transmission are stored. Incrementation is selected as the address incrementation or decrementation setting.
- d. Total amount for transfer: 128 bytes
- e. DMA data transfer is enabled (DTE_1 = 1).

SCR_0 settings

- a. Asynchronous mode. When $P\phi = 32$ MHz, Set the transfer rate to 38,400 bps.
- b. RXI0 interrupt requests are enabled.
- c. Set SCI_0 to enable transmit operations.



5. Description of Software

5.1 Operating Environment

Table 6 Operating Environment

Item	Description
Development tool	High-performance Embedded Workshop Ver.4.01.01
C/C++ compiler	H8S, H8/300 Series C/C++ Compiler Ver.6.01.02
	(manufactured by Renesas Technology)
Compiler options	-cpu = h8sxa:24:md, -code = machinecode, -optimize = 1, -regparam = 3
	-speed = (register, shift, struct, expression)

Table 7 Section Settings

Address	Section Name	Description	
H'001000	Р	Program area	
	С	Constant area	
H'FF2000	В	Not initialized data area (RAM area)	

Table 8 Vector Table for Interrupt Exception Handling

Interrupt Exception Source		Vector No.	Vector Address	Function to Interrupt Destination
Reset		0	H'000000	init
DMAC_0	DMTEND0	128	H'000200	dmtend0_int
DMAC_1	DMTEND1	129	H'000204	dmtend1_int
SCI_0	ERI0	144	H'000240	eri0_int
SCI_0	TEI0	147	H'00024C	tri0_int



5.2 List of Functions

Table 9 lists the functions used in this sample task. Figure 9 shows the structure of hierarchy.

Table 9 List of Functions

Description
Initialization routine:
Releases from the module stop mode, makes the clock settings, and calls the main
function.
Master side (MASTER) main routine
Selects asynchronous SCI, calls functions DMAC0_trs_init and DMAC1_rcv_init. Produces a high-level trigger on pin P13. Makes settings for the transmission and reception of 128 bytes of data.
Slave side (SLAVE) main routine
Selects asynchronous SCI, calls functions DMAC0_trs_init and DMAC1_rcv_init. Produces a high-level trigger on IRQ3 pin. Makes settings for the transmission and reception of 128 bytes of data.
DMAC_0 initialization
Select TXI0-interrupt-triggered processing of transfer from the area where data for transmission are stored to TDR_0.
DMAC_1 initialization
Select RXI0-interrupt-triggered processing of transfer from RDR_0 to the area where received data are to be stored.
DMAC_0 transfer end interrupt
Set TEI0 interrupt request enabled, TXI0 interrupt request disabled, DMAC_0 transfer end interrupt request disabled.
DMAC_1 transfer end interrupt
Set reception in SCI_0, interrupt requests of RXI0 and ERI0, and DMAC_1 transfer end interrupt request disabled.
SCI_0 reception error interrupt (ERI0 interrupt)
Write error data to RAM and initialize SSR_0.
SCI_0 transmission end interrupt (TEI0 interrupt)
Set transmission in SCI_0 and TEI0 interrupt request disabled.




Figure 9 Structure of Hierarchy



5.3 RAM Usage

Table 10 RAM Usage

Туре	Variable Name	Description	Used in
unsigned char	endflg	Transmission end flag	main, tei0_int
		0: Transmission in progress	
		1: Transmission ended	
unsigned char	errbuf	Reception error buffer	main, eri0_int
		The contents of SSR_0 are stored when	
		an overrun, framing, or parity error	
		occurs.	
unsigned char	tcnt	Transmission counter	main, dmtend0_int
unsigned char	rcnt	Reception counter	main, dmtend1_int
unsigned char	rcv_dt[128]	Received data holding area (RAM)	main, DMAC1_rcv_int

5.4 Constant

Table 11 Constant

Туре	Variable Name	Settings	Description	Used in
unsigned char	trs_dt[128]	H'00, H'01, H'02,	Transmitted data holding	main,
		H'7E, H'7F	area (RAM)	DMAC0_trs_int

5.5 Macro Definitions

Table 12 Macro Definitions

Identifier	Description	Used in	
MASTER	Generates the master-side program.	main	
SLAVE	Generates the slave-side program.	main	

5.6 Symbolic Constant

Table 13 List of Symbolic Constant

Constant Name	Setting	Description
NUM	128	Sets the number of data for transmission and reception.



5.7 Description of Functions

5.7.1 init Function

1. Functional overview

Initialization routine. (Releases the module stop mode, sets the clock, and calls the main function.)

2. Arguments

None

3. Return value

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Mode control register (MDCR) Number of bits: 16 Address: H'FFFDC0

Bit	Bit Name	Setting	R/W	Description
15	MDS7	Undefined*	R	Indicates the value set by a mode pin (MD3).
				When MDCR is read, the input level on the MD3 pin is
				latched. This latching is released by a reset.
11	MDS3	Undefined*	R	Mode Select 3 to 0
10	MDS2	Undefined*	R	These bits indicate the operating mode selected by the
9	MDS1	Undefined*	R	mode pins (MD2 to MD0; see table 14). When MDCR is
8	MDS0	Undefined*	R	read, the signal levels input on pins MD2 to MD0 are
				latched into these bits. The latch is released by a reset.

Note: * Determined by the settings on pins MD3 to MD0.

Table 14 Values of Bits MDS3 to MDS0

MCU		Mode Pii	ns		MDCR			
Operating Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	MDS0	
2	0	1	0	1	1	0	0	
4	1	0	0	0	0	1	0	
5	1	0	1	0	0	0	1	
6	1	1	0	0	1	0	1	
7	1	1	1	0	1	0	0	

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• Sys	stem clock contr	ol register (SCKCR	(a) Numb	per of bits: 16 Address: H'FFFDC4
Bit	Bit Name	Setting	R/W	Description
10	ICK2	0	R/W	System Clock (Iφ) Select
9	ICK1	0	R/W	These bits select the frequency of the system clock
8	ICK0	1	R/W	provided to the CPU, DMAC, and DTC.
				001: Input clock × 2
6	PCK2	0	R/W	Peripheral Module Clock (Pφ) Select
5	PCK1	0	R/W	These bits select the frequency of the peripheral module
4	PCK0	1	R/W	clock.
				001: Input clock × 2
2	BCK2	0	R/W	External Bus Clock (Βφ) Select
1	BCK1	0	R/W	These bits select the frequency of the external bus clock.
0	BCK0	1	R/W	001: Input clock × 2

- MSTPCRA, MSTPCRB, and MSTPCRC control the module stop mode. Setting a bit to 1 makes the corresponding module enter the module stop mode, while clearing the bit to 0 releases the module from module stop mode.
- Module stop control register A (MSTPCRA) Number of bits: 16 Address: H'FFFDC8

Bit	Bit Name	Setting	R/W	Description
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop mode for reducing
				current drawn by stopping the operation of bus controller
				and I/O ports when the CPU executes the SLEEP
				instruction after the module stop mode has been set for all
				of the on-chip peripheral modules controlled by MSTPCR.
				0: Disables all-module-clock-stop mode
				Enabled all-module-clock-stop mode
13	MSTPA13	0	R/W	DMA controller (DMAC)
12	MSTPA12	1	R/W	Data transfer controller (DTC)
9	MSTPA9	1	R/W	8-bit timer unit (TMR_3, TMR_2)
8	MSTPA8	1	R/W	8-bit timer unit (TMR_1 and TMR_0)
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)
3	MSTPA3	1	R/W	A/D converter (unit 0)
0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)


• Module stop control register B (MSTPCRB) Number of bits: 16 Address: H'FFFDCA

Bit	Bit Name	Setting	R/W	Description
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)
12	MSTPB12	1	R/W	Serial communications interface_4 (SCI_4)
10	MSTPB10	1	R/W	Serial communications interface_2 (SCI_2)
9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)
8	MSTPB8	0	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus interface_1 (IIC_1)
6	MSTPB6	1	R/W	I ² C bus interface_0 (IIC_0)

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• 1	Module stop control	l register C (MSTPCRC)	Number of bits: 16 Address: H'FFFDCC
Bit	Bit Name	Setting	R/W	Description
15	MSTPC15	1	R/W	Serial communications interface_5 (SCI_5), (IrDA)
14	MSTPC14	1	R/W	Serial communications interface_6 (SCI_6)
13	MSTPC13	1	R/W	8-bit timer unit (TMR_4, TMR_5)
12	MSTPC12	1	R/W	8-bit timer unit (TMR_6, TMR_7)
11	MSTPC11	1	R/W	Universal serial bus interface (USB)
10	MSTPC10	1	R/W	Cyclic redundancy checker
4	MSTPC4	0	R/W	On-chip RAM_4 (H'FF2000 to H'FF3FFF)
3	MSTPC3	0	R/W	On-chip RAM_3 (H'FF4000 to H'FF5FFF)
2	MSTPC2	0	R/W	On-chip RAM_2 (H'FF6000 to H'FF7FFF)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF8000 to H'FF9FFF)
0	MSTPC0	0	R/W	On-chip RAM_0 (H'FFA000 to H'FFBFFF)

5. Flowchart





5.7.2 Master-side (MASTER) main Function

1. Functional overview

Main routine. (Sets the asynchronous SCI, calls functions DMAC0_trs_init and DMAC1_rcv_init, outputs high-level trigger on P13 pin, and sets transmission and reception of 128-byte data.)

2. Arguments

None

3. Return values

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Port 1 data direction register (P1DDR) Number of bits: 8 Address: H'FFFB80

Bit	Bit Name	Setting	R/W	Description
3	P13DDR	1	W	0: P13 pin is an input.
				1: P13 pin is an output.

Por	t 2 input buffer	control registe	er (P2ICR)	Number of bits: 8 Address: H'FFFF91
Bit	Bit Name	Setting	R/W	Description
1	P21ICR	1	R/W	Input buffer for P21 (RxD0) pin is disabled. Input signal is fixed to the high level.
				1: Input buffer for P21 (RxD0) pin is enabled. The pin state reflects the peripheral modules.

• DM/	A mode control	l register_0 (I	JMDR_0) Nu	mber of bits: 32	Address: HFFFC14	
Bit	Bit Name	Setting	R/W	Description		
24	DTE	4	DAM	Data Tuanafan	F. alala	

31	DTE	1	R/W	Data Transfer Enable
				0: Disables data transfer.
				1: Enables data transfer.

• DMA mode control register_1 (DMDR_1) Number of bits: 32 Address: H'FFFC34

Bit	Bit Name	Setting	R/W	Description
31	DTE	1	R/W	Data Transfer Enable
				0: Disables data transfer.
				1: Enables data transfer.

•	Port 1 data register	(P1DR)	Number of bits: 8	Address: H'FFFF50

Bit	Bit Name	Setting	R/W	Description
3	P13DR	0/1	R/W	0: P13 pin is set to a low level.
				1: P13 pin is set to a high level.

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• Se	rial mode registe	er_0 (SMR_0)	Number of b	bits: 8 Address: H'FFFF80	
Bit	Bit Name	Setting	R/W	Description	
7	C/A	0	R/W	Communication mode:	
				0: Asynchronous	
				1: clock synchronous	
6	CHR	0	R/W	Character Length	
				0: Selects 8 bits as the data length.	
				1: Selects 7 bits as the data length.	
5	PE	0	R/W	Parity Enable	
				0: No parity bit.	
				1: Parity bit included.	
3	STOP	0	R/W	Stop Bit Length	
				Selects the length of the stop-bit field in transmission.	
				0: 1 stop bit	
				1: 2 stop bits	
				In reception, only the first of the stop bits is checked, and	
				when the second stop bit is 0, it is treated as the start bit of	
				the next frame to be transmitted.	
1	CKS1	0	R/W	Clock Select 1, 0	
0	CKS0	0	R/W	These bits select the clock source for the baud rate	
				generator.	
				00: $P\phi$ clock (n = 0)	
				For the relation between the settings of these bits and the	
				baud rate, see section 14.3.9, Bit Rate Register (BRR) in	
				the hardware manual. n is the decimal display of the value	
				of n in BRR (see section 14.3.9, Bit Rate Register (BRR) in	
				the hardware manual.)	

• Bit rate register_0 (BRR_0) Number of bits: 8 Address: H'FFFF81 Function: BRR_0 is used to adjust the bit rate. When $P\phi = 32$ MHz, CKS1 and CKS0 in SMR_0 = B'00 and BRR $_0 = 25$ will set the bit rate to 38,400 bps.

Setting: 25

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• Seri	• Serial control register_0 (SCR_0)		Number of	bits: 8 Address: H'FFFF82
Bit	Bit Name	Setting	R/W	Description
7	TIE	0/1	R/W	Transmit Interrupt Enable
			0: Disables TXI interrupt requests.	
				1: Enables TXI interrupt requests.
6	RIE	0/1	R/W	Receive Interrupt Enable
				0: Disables RXI and ERI interrupt requests.
				1: Enables RXI and ERI interrupt requests.
5	TE	0/1	R/W	Transmit Enable
				0: Disables transmission.
				1: Enables transmission.
4	RE	0/1	R/W	Receive Enable
				0: Disables reception.
				1: Enables reception.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				0: Disables TEI interrupt requests.
				1: Enables TEI interrupt requests.
1	CKE1	0	R/W	Clock Enable 1, 0
0	CKE0	0		Selects the clock source.
				00: Internal baud rate generator.
				1X: Timer clock input or average transfer rate generator.

Note X: Don't care.

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• Sea	rial status registe Bit Name	er_0 (SSR_0) Setting	Number of bit R/W	s: 8 Address: H'FFFF84 Description
7	TDRE	Undefined	R/(W)*	Transmit Data Register Empty Indicates whether TDR contains data for transmission. [Setting conditions] Clearing of the TE bit in SCR to 0 Transfer of data from TDR to TSR [Clearing conditions] Writing of 0 to TDRE after having read TDRE = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.) Generation of a TXI interrupt request allowing DMAC to
6	RDRF	0	R/(W)*	write transmit data to TDR Receive Data Register Full Indicates whether RDR holds received data. [Setting conditions] The normal end of serial reception and the transfer of received data from RSR to RDR.
				 [Clearing conditions] Writing of 0 to RDRF after having read RDRF = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.) The RDRF flag is not affected and retains its previous value even though the RE bit in SCR is cleared to 0. Note that when the next reception is completed while the RDRF flag is being set to 1, an overrun error occurs and the received data are lost.
5	ORER	0	R/(W)*	Overrun Error [Setting condition] Occurrence of an overrun during reception [Clearing condition] Writing of 0 to ORER after having read ORER = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)
4	FER	0	R/(W)*	Framing Error [Setting condition] Occurrence of a framing error during reception [Clearing condition] Writing of 0 to FER after having read FER = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)
3	PER	0	R/(W)*	Parity Error [Setting condition] Occurrence of a parity error during reception [Clearing condition] Writing of 0 to PER after having read PER = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

Bit	Bit Name	Setting	R/W	Description
2	TEND	Undefined	R	Transmit End [Setting conditions] Clearing of the TE bit in SCR to 0 TDRE = 1 on transmission of the last bit of a character [Clearing conditions] Writing of 0 to TDRE flag after having read TDRE = 1 Generation of a TXI interrupt request allowing DMAC to
				write data to TDR


Note: * Only 0 can be written here, to clear the flag.

• S	mart card mo	ode register	0 (SCMR	0)	Number of bits: 8	Address: H'FFFF86
-----	--------------	--------------	---------	----	-------------------	-------------------


Bit	Bit Name	Setting	R/W	Description
0	SMIF	0	R/W	Smart Card Interface Mode Select
				 Operation is in the normal asynchronous or clock synchronous mode.
				1: Operation is in smart card interface mode.



5. Flowchart









5.7.3 Slave-Side (SLAVE) main Function

1. Functional overview

Main routine. (Sets the asynchronous SCI, calls functions DMAC0_trs_init and DMAC1_rcv_init, judges input of high-level trigger on $\overline{IRQ3}$ pin, and sets transmission and reception of 128-byte data.)

2. Arguments

None

3. Return values

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

	iiai vaiues but tii			
Por	rt 1 input buffer	control register (P1ICR) N	Number of bits: 8 Address: H'FFFB90
Bit	Bit Name	Setting	R/W	Description
3	P13ICR	1	R/W	0: Input buffer for P13 pin is disabled. Input signal is fixed
				to the high level.
				1: Input buffer for P13 pin is enabled. The pin state reflects
				the peripheral modules.
Por	•	control register (Number of pins: 8 Address: H'FFFF91
Bit	Bit Name	Setting	R/W	Description
1	P21ICR	1	R/W	0: Input buffer for P21 (RxD0) pin is disabled. Input signal
				is fixed to the high level.
				1: Input buffer for P21 (RxD0) pin is enabled. The pin state
• Por	rt function contro	ol register C (PFC	CRC) Nu	reflects the peripheral modules. mber of pins: 8 Address: H'FFFBCC
• Por	rt function contro	ol register C (PFC	CRC) Nui	mber of pins: 8 Address: H'FFFBCC Description
		•	<i>'</i>	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select
Bit	Bit Name	Setting	R/W	mber of pins: 8 Address: H'FFFBCC Description
Bit	Bit Name	Setting	R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select
Bit 3	Bit Name ITS3	Setting 0	R/W R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input.
Bit 3	Bit Name ITS3 IA mode control	Setting 0 I register_0 (DM	R/W R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14
Bit 3	Bit Name ITS3	Setting 0	R/W R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input.
Bit 3	Bit Name ITS3 IA mode control	Setting 0 I register_0 (DM	R/W R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14
Bit3DMBit	Bit Name ITS3 IA mode control Bit Name	Setting 0 l register_0 (DM Setting	R/W R/W DR_0) No	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14 Description
Bit3DMBit	Bit Name ITS3 IA mode control Bit Name	Setting 0 l register_0 (DM Setting	R/W R/W DR_0) No	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14 Description Data Transfer Enable
• DM Bit 31	Bit Name ITS3 IA mode control Bit Name DTE	Setting 0 I register_0 (DM: Setting 1	R/W R/W DR_0) No R/W R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14 Description Data Transfer Enable 0: Disables data transfer. 1: Enables data transfer.
• DM Bit 31	Bit Name ITS3 IA mode control Bit Name DTE	Setting 0 I register_0 (DM. Setting 1	R/W R/W DR_0) No R/W DR_1) No	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14 Description Data Transfer Enable 0: Disables data transfer. 1: Enables data transfer. umber of bits: 32 Address: H'FFFC34
• DM Bit 31	Bit Name ITS3 IA mode control Bit Name DTE	Setting 0 I register_0 (DM: Setting 1	R/W R/W DR_0) No R/W R/W	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14 Description Data Transfer Enable 0: Disables data transfer. 1: Enables data transfer.
• DM Bit 31	Bit Name ITS3 IA mode control Bit Name DTE	Setting 0 I register_0 (DM. Setting 1	R/W R/W DR_0) No R/W DR_1) No	mber of pins: 8 Address: H'FFFBCC Description IRQ3 Pin Select 0: Set P13 pin as an IRQ3-A input. 1: Set P53 pin as an IRQ-3-B input. umber of bits: 32 Address: H'FFFC14 Description Data Transfer Enable 0: Disables data transfer. 1: Enables data transfer. umber of bits: 32 Address: H'FFFC34

1: Enables data transfer



Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

 IR 	Q sense control i	register L (ISCRL)	Number	of bits: 16 Address: H'FFFD6A
Bit	Bit Name	Setting	R/W	Description
7	IRQ3SR	1	R/W	IRQ3 Sense Control Rise
6	IRQ3SF	0		IRQ3 Sense Control Fall
				10: Generates interrupt requests at the rising edge of IRQ3.
-				
• IR	Q status register	(ISR) Number of	bits: 16	Address: H'FFFF36
Bit	Bit Name	Setting	R/W	Description
0	IRQ3F	0	R/(W)*	IRQ3 Flag
				0: No occurrence of IRQ3 interrupt
				1:Occurrence of IRQ3 interrupt

Note: *Only 0 can be written here, to clear the flag.

•	Serial mode register	0 (SMR 0)	Number of bits: 8	Address: H'FFFF80
---	----------------------	-----------	-------------------	-------------------

Bit	Bit Name	Setting	R/W	Description
7	C/A	0	R/W	Communication mode:
				0: Asynchronous
				1: Clock synchronous
6	CHR	0	R/W	Character Length
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length.
5	PE	0	R/W	Parity Enable
				0: No parity bit.
				1: Parity bit included.
3	STOP	0	R/W	Stop Bit Length
				Selects the length of the stop-bit field in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first of the stop bits is checked, and
				when the second stop bit is 0, it is treated as the start bit of
				the next frame to be transmitted.
1	CKS1	0	R/W	Clock Select 1, 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate
				generator.
				00: Pφ clock (n = 0)
				For the relation between the settings of these bits and the
				baud rate, see section 14.3.9, Bit Rate Register (BRR) in
				the hardware manual. n is the decimal display of the value
				of n in BRR (see section 14.3.9, Bit Rate Register (BRR) in
				the hardware manual.)

• Bit rate register_0 (BRR_0) Number of bits: 8 Address: H'FFFF81 Function: BRR_0 is used to adjust the bit rate. When $P\phi = 32$ MHz, CKS1 and CKS0 in SMR_0 = B'00 and BRR_0 = 25 will set the bit rate to 38,400 bps. Setting: 25

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• Serial control register_0 (SCR_0)			Number of	bits: 8 Address: H'FFFF82
Bit	Bit Name	Setting	R/W	Description
7	TIE	0/1	R/W	Transmit Interrupt Enable
				0: Disables TXI interrupt requests.
				1: Enables TXI interrupt requests.
6	RIE	0/1	R/W	Receive Interrupt Enable
				0: Disables RXI and ERI interrupt requests.
				1: Enables RXI and ERI interrupt requests.
5	TE	0/1	R/W	Transmit Enable
				0: Disables transmission.
				1: Enables transmission.
4	RE	0/1	R/W	Receive Enable
				0: Disables reception.
				1: Enables reception.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				0: Disables TEI interrupt requests.
				1: Enables TEI interrupt requests.
1	CKE1	0	R/W	Clock Enable 1, 0
0	CKE0	0		Selects the clock source.
				00: Internal baud rate generator.
				1X: Timer clock input or average transfer rate generator.

Note X: Don't care.

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

	rial status registe		Number of bit	
7 7	TDRE	Setting Undefined	R/W R/(W)*	Transmit Data Register Empty Indicates whether TDR contains data for transmission. [Setting conditions] Clearing of the TE bit in SCR to 0 Transfer of data from TDR to TSR [Clearing conditions] Writing of 0 to TDRE after having read TDRE = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it).
6	RDRF	0	R/(W)*	Generation of a TXI interrupt request allowing DMAC to write transmit data to TDR Receive Data Register Full Indicates whether RDR holds received data.
				 [Setting conditions] The normal end of serial reception and the transfer of received data from RSR to RDR. [Clearing conditions] Writing of 0 to RDRF after having read RDRF = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.) The RDRF flag is not affected and retains its previous value even though the RE bit in SCR is cleared to 0. Note that when the next reception is completed while the RDRF flag is being set to 1, an overrun error occurs and the received data are lost.
5	ORER	0	R/(W)*	Overrun Error [Setting condition] Occurrence of an overrun during reception [Clearing condition] Writing of 0 to ORER after having read ORER = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)
4	FER	0	R/(W)*	Framing Error [Setting condition] • Occurrence of a framing error during reception [Clearing condition] • Writing of 0 to FER after having read FER = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)
3	PER	0	R/(W)*	Parity Error [Setting condition] Occurrence of a parity error during reception [Clearing condition] Writing of 0 to PER after having read PER = 1 (when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)

Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode


Bit	Bit Name	Setting	R/W	Description
2	TEND	Undefined	R	Transmit End [Setting conditions] Clearing of the TE bit in SCR to 0 TDRE = 1 on transmission of the last bit of a character [Clearing conditions]
				 Writing of 0 to TDRE flag after having read TDRE = 1 Generation of a TXI interrupt request allowing DMAC to write data to TDR

Note: * Only 0 can be written here, to clear the flag.


• Smart card mode register_0 (SCMR_0) Number of bits: 8 Address: H'FFFF86				
Bit	Bit Name	Setting	R/W	Description
0	SMIF	0	R/W	Smart Card Interface Mode Select
				 Operation is in the normal asynchronous or clock synchronous mode.
				1: Operation is in smart card interface mode.



5. Flowchart









5.7.4 DMAC0_trs_init Function

1. Functional overview

DMAC_0 initialization. Sets the transfer processing by TXI0 interrupts from the transmitted data holding area to TDR 0.

2. Arguments

None

3. Return values

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

DMA source address register_0 (DSAR_0) Number of bits: 32 Address: H'FFFC00 Function: DSAR_0 specifies the source address for the transfer.
 Setting: &trs_dt

DMA destination address register_0 (DDAR_0) Number of bits: 32 Address: H'FFFC04
Function: DDAR_0 specifies the destination address for the transfer.
Setting: &TDR_0

• DMA transfer count register_0 (DTCR_0) Number of bits: 32 Address: H'FFFC0C Function: DTCR_0 selects the amount of data to be transferred (total amount for transfer). Setting: 128

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception

in Asynchronous Mode


Bit	Bit Name	Setting	R/W	Description
31	DTE	0	R/W	Data Transfer Enable
				0: Disables data transfer.
				1: Enables data transfer.
26	NRD	0	R/W	Next Request Delay
				Starts accepting the next transfer request after completion of the current transfer.
				Starts accepting the next transfer request one cycle after completion of the current round of transfer.
17	ESIF	0	R/(W)*	Transfer Escape Interrupt Flag
		Ū	()	O: A transfer escape end interrupt request has not been issued.
				1: A transfer escape end interrupt request has been issued.
16	DTIF	0	R/(W)*	Data Transfer Interrupt Flag
			` '	0: A transfer end interrupt request has not been issued by the transfer counter.
				1: A transfer end interrupt request has been issued by the
				transfer counter.
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	01: Data access size for transfer is in bytes (8 bits).
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	00: Sets the normal transfer mode.
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				0: Disables transfer escape interrupt requests.
				1: Enables transfer escape interrupt requests.
8	DTIE	1	R/W	Data Transfer End Interrupt Enable
				0: Disables transfer end interrupt requests.
				1: Enables transfer end interrupt requests.
7	DTF1	1	R/W	Data Transfer Factor 1 and 0
6	DTF0	0	R/W	10: DMAC activation source is an on-chip module interrupt.
5	DTA	1	R/W	Data Transfer Acknowledge
				When DTF1 and DTF0 are set to H'10, which selects execution of DMA transfer in response to an internal module interrupt, this bit enables or disables clearing of the
				source flag selected by DMRSR.
				O: Source flag for the internal module interrupt is not cleared.
				1: Source flag for the internal module interrupt is cleared.

Note: * Only 0 can be written here, to clear the flag.

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

• DM	 DMA address control register_0 (DACR_0) 			Number of bits: 32 Address: H'FFFC18
Bit	Bit Name	Setting	R/W	Description
31	AMS	0	R/W	Address Mode Select
				0: Dual address mode
				1: Single address mode
21	SAT1	1	R/W	Source Address Update Mode 1 and 0
20	SAT0	0	R/W	10: Increment the source address.
17	DAT1	0	R/W	Destination Address Update Mode 1 and 0
16	DAT0	0	R/W	00: Destination address is fixed.

DMA module request select register_0 (DMRSR_0) Number of bits: 8 Address: H'FFFD20
Function: DMRSR_0 specifies the source of on-chip module interrupts. The setting 146 corresponds to DMAC activation by SCI_0 transmission data empty interrupts (TXI0 interrupts).
Settings: 146





5.7.5 DMAC1_rcv_init Function

1. Functional overview

DMAC_1 initialization. Sets the transfer processing by RXI0 interrupts from RDR_0 to received data holding area.

2. Arguments

None

3. Return values

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

DMA source address register_1 (DSAR_1) Number of bits: 32 Address: H'FFFC20 Function: DSAR_1 specifies the source address for the transfer.
 Setting: &RDR_0

DMA destination address register_1 (DDAR_1) Number of bits: 32 Address: H'FFFC24
Function: DDAR_1 specifies the destination address for the transfer.
Setting: &rcv_dt

• DMA transfer count register_1 (DTCR_1) Number of bits: 32 Address: H'FFFC2C Function: DTCR_1 selects the amount of data to be transferred (total amount for transfer). Setting: 128

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception

in Asynchronous Mode


• DN	IA mode contro	l register_1 (DMDF	R_1) Nu	mber of bits: 32 Address: H'FFFC34
Bit	Bit Name	Setting	R/W	Description
31	DTE	0	R/W	Data Transfer Enable
				0: Disables data transfer.
				1: Enables data transfer.
26	NRD	0	R/W	Next Request Delay
				0: Starts accepting the next transfer request after
				completion of the current transfer.
				1: Starts accepting the next transfer request one cycle after
			- (0.0 t)	completion of the current round of transfer.
17	ESIF	0	R/(W)*	Transfer Escape Interrupt Flag
				0: A transfer escape end interrupt request has not been
				issued.
10	DTIF	0	D//\\/*	1: A transfer escape end interrupt request has been issued.
16	DIIF	0	R/(W)*	Data Transfer Interrupt Flag
				0: A transfer end interrupt request has not been issued by the transfer counter.
				1: A transfer end interrupt request has been issued by the
				transfer counter.
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	01: Data access size for transfer is in bytes (8 bits).
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	00: Sets the normal transfer mode.
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				0: Disables transfer escape interrupt requests.
				1: Enables transfer escape interrupt requests.
8	DTIE	1	R/W	Data Transfer End Interrupt Enable
				0: Disables transfer end interrupt requests.
				1: Enables transfer end interrupt requests.
7	DTF1	1	R/W	Data Transfer Factor 1 and 0
6	DTF0	0	R/W	10: DMAC activation source is an on-chip module interrupt.
5	DTA	1	R/W	Data Transfer Acknowledge
				When DTF1 and DTF0 are set to H'10, which selects
				execution of DMA transfer in response to an internal
				module interrupt, this bit enables or disables clearing of the
				source flag selected by DMRSR.
				 Source flag for the internal module interrupt is not cleared.
				1: Source flag for the internal module interrupt is cleared.
				1. Source hay for the internal module interrupt is cleared.

Note: * Only 0 can be written here, to clear the flag.

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

 DMA address control register_1 (DACR_1) 			(DACR_1)	Number of bits: 32 Address: H'FFFC38
Bit	Bit Name	Setting	R/W	Description
31	AMS	0	R/W	Address Mode Select
				0: Dual address mode
				1: Single address mode
21	SAT1	0	R/W	Source Address Update Mode 1 and 0
20	SAT0	0	R/W	10: Increment the source address.
17	DAT1	1	R/W	Destination Address Update Mode 1 and 0
16	DAT0	0	R/W	10: Destination address is incremented.

DMA module request select register_1 (DMRSR_1) Number of bits: 8 Address: H'FFFD21
Function: DMRSR_1 specifies the source of on-chip module interrupts. The setting 145 corresponds to DMAC activation by SCI_0 reception data full interrupts (RXI0 interrupts).
Settings: 145





5.7.6 dmtend0_init Function

1. Functional overview

Handler for the DMAC_0 transfer end interrupt. (TEI0 interrupt requests enabled, TXI0 interrupt requests disabled, and DMAC_0 transfer end interrupt requests disabled.)

2. Arguments

None

3. Return values

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.


• Serial control register_0 (SCR_0) Number of bits: 8 Address: H'FFFF82

Bit	Bit Name	Setting	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				0: Disables TXI interrupt requests.
				1: Enables TXI interrupt requests.
2	TEIE	1	R/W	Transmit End Interrupt Enable
				0: Disables TEI interrupt requests.
				1: Enables TEI interrupt requests.

DMA mode control register_0 (DMDR_0) Number of bits: 32 Address: H'FFFC14
 Bit Name Setting R/W Description
 DTIE 1 R/W Data Transfer End Interrupt Enable

 0: Disables transfer end interrupt requests.

1: Enables transfer end interrupt requests.





5.7.7 dmtend1_init Function

1. Functional overview

Handler for the DMAC_1 transfer end interrupt. (The reception in SCI_0, RXI0 and ERI0 interrupt requests, and DMAC_1 transfer end interrupt requests disabled.)

2. Arguments

None

3. Return values

None

4. Description of internal registers used


The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Serial control register_0 (SCR_0) Number of bits: 8 Address: H'FFFF82

Bit	Bit Name	Setting	R/W	Description
6	RIE	0	R/W	Receive Interrupt Enable
				0: Disables RXI and ERI interrupt requests.
				1: Enables RXI and ERI interrupt requests.
4	RE	0	R/W	Receive Enable
				0: Disables reception.
				1: Enables reception.

DMA mode control register_1 (DMDR_1)
 Number of bits: 32
 Address: H'FFFC34

Bit	Bit Name	Setting	R/W	Description
8	DTIE	0	R/W	Data Transfer End Interrupt Enable
				0: Disables transfer end interrupt requests.
				1: Enables transfer end interrupt requests.





5.7.8 eri0_int Function

1. Functional overview

Handler for the SCI_0 reception error interrupts (ERI0 interrupts). Writes error data to RAM and initializes SSR_0.

2. Arguments

None

3. Return values

None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Serial status register 0 (SSR 0) Number of bits: 8 Address: H'FFFF84


Bit	Bit Name	Setting	R/W	Description
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether RDR holds received data.
				[Setting conditions]
				 The normal end of serial reception and the transfer of received data from RSR to RDR.
				[Clearing conditions]
				 Writing of 0 to RDRF after having read RDRF = 1
				(when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)
				 The RDRF flag is not affected and retains its previous value even though the RE bit in SCR is cleared to 0. Note that when the next reception is completed while the RDRF flag is being set to 1, an overrun error occurs and the received data are lost.
5	ORER	0	R/(W)*	Overrun Error
				[Setting condition]
				 Occurrence of an overrun during reception
				[Clearing condition]
				 Writing of 0 to ORER after having read ORER = 1
				(when using an interrupt and having the CPU clear it, be sure to read the flag after having written 0 to it.)

H8SX Family Using DMAC to Drive Continuous SCI Transmission and Reception

in Asynchronous Mode

Bit	Bit Name	Setting	R/W	Description
4	FER	0	R/(W)*	Framing Error
				[Setting condition]
				 Occurrence of a framing error during reception
				[Clearing condition]
				 Writing of 0 to FER after having read FER = 1
				(When using an interrupt and clearing by CPU, be sure to
				read a flag after having written 0.)
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				 Occurrence of a parity error during reception
				[Clearing condition]
				 Writing of 0 to PER after having read PER = 1
				(when using an interrupt and having the CPU clear it, be
				sure to read the flag after having written 0 to it.)

Note: * Only 0 can be written here, to clear the flag.





5.7.9 tei0_int Function

1. Functional overview

Handler for the SCI_0 transmission end interrupts (TEI0 interrupts). (The transmission in SCI_0 and TEI0 interrupt requests disabled.)

2. Arguments

None

3. Return values


None

4. Description of internal registers used

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Serial control register_0 (SCR_0) Number of bits: 8 Address: H'FFFF82

Bit	Bit Name	Setting	R/W	Description
5	TE	0	R/W	Transmit Enable
				0: Disables transmission.
				1: Enables transmission.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				0: Disables TEI interrupt requests.
				1: Enables TEI interrupt requests.





6. Documents for Reference (Note)

- Hardware manual
 H8SX/1653 Group Hardware Manual
 The most up-to-date version of this document is available on the Renesas Technology Website.
- Technical News/Technical Update
 The most up-to-date information is available on the Renesas Technology Website.



Website and Support

Renesas Technology Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

Revision Record

		Descript	ion
Rev.	Date	Page	Summary
1.00	Aug.23.07	_	First edition issued



Using DMAC to Drive Continuous SCI Transmission and Reception in Asynchronous Mode

Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2007. Renesas Technology Corp., All rights reserved.