Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8/300L SLP Series

Transition to Watch Mode

Introduction

Transition in operating modes is performed through hardware and software processing: starting from the high-speed active mode to watch mode, then to subactive mode. The system finally goes back to the high-speed active mode.

Target Device

H8/38024

Contents

1.	Specifications	2
2.	Description of Functions	2
3.	Principle of Operation	4
4.	Description of Software	5
5.	Flowchart	7
6.	Program Listing	9

1. Specifications

- 1. This sample task shows an example of making transition to the watch mode.
- 2. The system enters the watch mode by executing a SLEEP instruction when SSBY in SYSCR1 is 1 and TMA3 in TMA is 1 in the active mode.
- 3. The mode changes to the subactive mode when a Timer A interrupt request is generated in the watch mode while LSON in SYSCR1 is 1.
- 4. The mode changes to the watch mode again after counting the number of Timer A interrupt requests in the subactive mode.
- 5. A Timer A interrupt request is generated every 0.5 sec. The LED is turned on and off alternately every 0.5 sec in Timer A interrupt handling.
- 6. The LED is connected to P92 output pin of port 9.
- 7. P92 is a large-current port.
- 8. The mode changes directly from the subactive mode to the high-speed active mode when 120 Timer A interrupt requests have been made, i.e. 60 sec have elapsed, then processing ends.

2. Description of Functions

- 1. In this sample task, the operating mode is changed to the watch mode, a power down mode. Figure 2.1 is a diagram of mode transition to the watch mode. The function of the watch mode is described below.
 - When a SLEEP instruction is executed in the active or subactive mode while SSBY in SYSCR1 is set to 1 and TMA3 in TMA is set to 1, the mode changes to the watch mode.
 - In the watch mode, the on-chip peripheral functions stop operation except for Timer A.
 - The contents of the CPU registers, internal registers of some of the on-chip peripheral functions, and on-chip RAM are retained as long as the rated voltage is supplied. The I/O ports hold their states they had before the transition.
 - The watch mode can be terminated by an interrupt (IRQ0, Timer A) or by $\overline{\text{RES}}$ pin input. After the termination of the watch mode, the system enters an operating mode according to the combination of LSON in SYSCR1 and MSON in SYSCR2: the high-speed active mode if LSON = 0 and MSON = 0, the medium-speed active mode if LSON = 0 and MSON = 1, or the subactive mode if LSON = 1.
 - When transition is made to the active mode, an interrupt exception handling starts after the time set by STS2 to STS0 in SYSCR1 has elapsed and a stable system clock is supplied to the entire LSI.
 - The watch mode will not be terminated by an interrupt if the I bit in CCR is 1 or an acceptance of interrupts is disabled by the interrupt enable register.
 - In the case of terminating the watch mode by $\overline{\text{RES}}$ pin, the oscillation of the system clock starts when the $\overline{\text{RES}}$ pin is driven "Low". When the $\overline{\text{RES}}$ pin is driven "High" after the specified oscillation stabilization time has elapsed, the CPU starts reset exception handling. It should be noted that the system clock is supplied to the entire LSI at the moment the system clock oscillation has started. The $\overline{\text{RES}}$ pin must be kept "Low" until the oscillation of the system clock stabilizes.
 - In this sample task, the watch mode is terminated by a Timer A interrupt. After the watch mode is terminated, the mode changes to the subactive mode.
 - If a SLEEP instruction is executed in the subactive mode while SSBY is set to 1 and LSON is set to 0 in SYSCR1, MSON is set to 0 and DTON is set to 1 in SYSCR2, and TMA3 in TMA is set to 1, the mode changes directly to the high-speed active mode via the watch mode after the time set by STS2 to STS0 in SYSCR1 has elapsed.
 - The oscillation stabilization time after the termination of subactive mode is set by STS2 to STS0 in SYSCR1.
 - In this sample task, the oscillation stabilization time is set to 1.638 ms.






Figure 2.1 Mode Transition from/to Watch Mode

2. Table 2.1 shows the assignment of functions in this sample task. Mode transition to the watch mode is performed by assigning the functions as shown in table 2.1.

Function	Assignment
PSW	A 5-bit up counter using the subclock (32.768 kHz)/4 as input.
SYSCR1	Controls power down modes.
SYSCR2	Controls power down modes.
PDR9	P92 output pin data storage
P92	LED output
ТМА	Sets Timer A clock time-base function and TCA overflow period.
TCA	An 8-bit up-counter which overflows every 0.5 sec. by the clock time-base function
IRRTA	Indicates whether or not a Timer A interrupt request has been generated.
IRRDT	Indicates whether or not a direct transition interrupt request has been generated.
IENTA	Enables or disables Timer A interrupt requests.
IENDT	Enables direct transition interrupt requests.

Table 2.1 Function Assignment



3. Principle of Operation

1. Figure 3.1 illustrates the operation of this sample task. Transition to the watch mode is made through hardware and software processing as shown in the figure.




Figure 3.1 Principle of Operation of Making Transition to Watch Mode



4. Description of Software

4.1 Modules

The modules used in this sample task are shown in table 4.1.

Table 4.1Description of Modules

Module	Label	Function
Main routine main		Makes settings for Timer A interrupt and port 9, enables interrupts, makes
		transition to the watch mode, and disables Timer A interrupts.
LED control	taint	A Timer A interrupt handling routine which controls the LED.
Direct transition	dtint	A direct transition interrupt handling routine which clears the direct transition
		interrupt request flag.

4.2 Arguments

This sample task does not use arguments.

4.3 Internal Registers

Table 4.2 shows the internal registers used in this sample task.

Register		Function	Address	Setting
TMA		Timer Mode Register A	H'FFB0	H'19
		If TMA = H'19, Timer A function is set to the clock time-base		
		function and TCA overflow period is set to 0.5 sec.		
TCA		Timer Counter A	H'FFB1	H'00
		An 8-bit up-counter which overflows every 0.5 sec by the clock		
		time-base function and uses PSW output clock as input.		
PDR9	P92	Port Data Register 9 (Port Data Register 92)	H'FFDC	1
		If P92 = 0, the output level on P92 pin is "Low".	Bit 2	
		If P92 = 1, the output level on P92 pin is "High".		
SYSCR1	SSBY	System Control Register 1 (Software Standby)	H'FFF0	1
		If SSBY = 1, a transition is made to the standby mode or watch	Bit 7	
		mode after a SLEEP instruction is executed in the active mode.		
		A transition is made to the subsleep mode after a SLEEP		
		instruction is executed in the subactive mode.		
	STS2	System Control Register 1 (Standby Timer Select 2, 1, 0)	H'FFF0	STS2 = 0
	STS1	If STS2 = 0, STS1 = 0, and STS0 = 0, oscillation stabilization	Bit 6	STS1 = 0
	STS0	time after the termination of watch mode is set to 1.638 ms.	Bit 5	STS0 = 0
			Bit 4	
	LSON	System Control Register 1 (Low Speed ON Flag)	H'FFF0	1
		If LSON = 0, the CPU operating clock is set to the system clock	Bit 3	
		after the watch mode is terminated.		
		If LSON = 1, the CPU operating clock is set to the subsystem		
		clock after the watch mode is terminated.		

Table 4.2 Description of Internal Registers

RENESAS

Register		Function	Address	Set Value
SYSCR2		System Control Register 2 (Direct Transfer ON Flag) If DTON = 0, a transition is made to the standby, watch or sleep mode when a SLEEP instruction is executed in the active mode. a transition is made to the watch or subsleep mode when a SLEEP instruction is executed in the subactive mode. If DTON = 1, A direct transition is made to the high-speed active mode (when SSBY = 1, TMA3 = 1,LSON = 0, MSON = 0) or to the medium-speed active mode (when SSBY = 1, TMA3 = 1, LSON = 0, MSON = 1) when a SLEEP instruction is executed in the subactive mode.	H'FFF1 Bit 3	0
	MSON	System Control Register 2 (Medium Speed ON Flag) If MSON = 0, the system operates in the high-speed active mode after the standby, watch or sleep mode is terminated. The system operates in the high-speed sleep mode if a SLEEP instruction is executed in the active mode.	H'FFF1 Bit 2	0
	SA1 SA0	System Control Register 2 (Subactive Mode Clock Select 1, 0) If SA1 = 0 and SA0 = 0, the CPU operating clock in the subactive mode is set to $\phi_w/8$.	H'FFF1 Bit 1 Bit 0	SA1 = 0 SA0 = 0
IENR1	IENTA	Interrupt Enable Register 1 (Timer A Interrupt Enable) If IENTA = 0, Timer A interrupt requests are disabled. If IENTA = 1, Timer A interrupt requests are enabled.	H'FFF3 Bit 7	1
IENR2	IENDT	Interrupt Enable Register 2 (Direct Transition Interrupt Enable) If IENDT = 0, interrupt requests by direct transition are disabled. If IENDT = 1, interrupt requests by direct transition are enabled.	H'FFF4 Bit 7	1
IRR1	IRRTA	Interrupt Request Register 1 (Timer A Interrupt Request Flag) If IRRTA = 0, a Timer A interrupt is not requested. If IRRTA = 1, a Timer A interrupt has been requested.	H'FFF6 Bit 7	0
IRR2	IRRDT	Interrupt Request Register 2 (Direct Transition Interrupt Request Flag) If IRRDT = 0, an interrupt by direct transition is not requested. If IRRDT = 1, an interrupt by direct transition has been requested	H'FFF7 Bit 7	0

4.4 Description of RAM

Table 4.3 describes the RAM area used in this sample task.


Table 4.3 Description of RAM

Label		Function	Address	Used in
USRF	LDONF	Flag to judge whether the LED is on or off.	H'FB80 Bit 0	LED control




5. Flowchart

1. Main routine






2. Timer A interrupt handling routine



3. Direct transition interrupt handling routine





6. Program Listing

INIT.SRC (Program listing)

```
.EXPORT _INIT
.IMPORT _main
;
.SECTION P,CODE
_INIT:
MOV.W #H'FF80,R7
LDC.B #B'10000000,CCR
JMP @_main
;
.END
```

```
/*
                                                                                          */
/* H8/300L Super Low Power Series
                                                                                          */
/* -H8/38024 Series-
                                                                                          */
/* Application Note
                                                                                          */
/*
                                                                                          */
/* 'Transition to Watch Mode'
                                                                                          */
/*
                                                                                          */
/* Function
                                                                                          */
/* : Power-Down Mode
                                                                                          */
/*
   Watch Mode
                                                                                          */
/*
                                                                                          */
/* External Clock : 10MHz
                                                                                          */
/* Internal Clock : 5MHz
                                                                                          */
                                                                                          */
/* Sub Clock : 32.768kHz
/*
                                                                                          */
*******************
#include
        <machine.h>
*/
/* Symbol Definition
struct BIT {
  unsigned char b7:1; /* bit7 */
unsigned char b6:1; /* bit6 */
unsigned char b5:1; /* bit5 */
unsigned char b4:1; /* bit4 */
  unsigned char b4:1;
                        /* bit3 */
  unsigned char b3:1;
  unsigned char b2:1;
                        /* bit2 */
   unsigned char b1:1;
                        /* bit1 */
   unsigned char b0:1;
                          /* bit0 */
};
#defineTMA* (volatile unsigned char *) 0xFFB0/* Timer Mode Register A#defineTCA* (volatile unsigned char *) 0xFFB1/* Timer Counter A
                                                                                         */
                                                                                         */
#define PDR9_BIT (*(struct BIT *)0xFFDC)
                                                    /* Port Data Register 9
                                                                                         */

      #define
      P92
      PDR9_BIT.b2
      /* Port Data Register 92

      #define
      SYSCR1
      * (volatile unsigned char *) 0xFFF0
      /* System Control Register 1

                                                                                         */
                                                                                          */
#define SYSCR1_BIT (*(struct BIT *)0xFFF0)
                                                    /* System Control Register 1
                                                                                          */
#define SSBY SYSCR1_BIT.b7
                                                    /* Software Standby
                                                                                          */
       STS2
                  SYSCR1_BIT.b6
                                                                                          */
#define
                                                     /* Standby Timer Select 2
       STS1
                  SYSCR1_BIT.b5
                                                                                         */
#define
                                                     /* Standby Timer Select 1
#define STS0
                  SYSCR1 BIT.b4
                                                     /* Standby Timer Select 0
                                                                                          */
```



H8/300L SLP Series Transition to Watch Mode

#define	LSON	SYSCR1 BIT.b3	/* Low Speed On Flag	*/
#define	MA1		/* Active Mode Clock Select 1	*/
#define	MAO	SYSCR1 BIT.b0	/* Active Mode Clock Select 0	*/
#define	SYSCR2	- *(volatile unsigned char *)0xFFF1	/* System Control Register 2	*/
#define	SYSCR2 BIT	(*(struct BIT *)0xFFF1)	/* System Control Register 2	*/
#define	NESEL	SYSCR2 BIT.b4	/* Noise Elimination Sampling	*/
		_	/* Frequency Select	*/
#define	DTON	SYSCR2 BIT.b3	/* Direct Transfer On Flag	*/
#define	MSON	SYSCR2 BIT.b2	/* Middle Speed On Flag	*/
#define	SA1	SYSCR2 BIT.b1	/* Subactive Mode Clock Select 1	*/
#define	SAO		/* Subactive Mode Clock Select 0	*/
#define	IENR1 BIT	- (*(struct BIT *)0xFFF3)	/* Interrupt Enable Register 1	*/
#define	IENTA	IENR1 BIT.b7	/* Timer A Interrupt Enable	*/
#define	IENR2 BIT	(*(struct BIT *)0xFFF4)	/* Interrupt Enable Register 2	*/
#define	 IENDT	IENR2 BIT.b7	/* Direct Transfer Interrupt Enable	*/
#define	IRR1 BIT	(*(struct BIT *)0xFFF6)	/* Interrupt Request Register 1	*/
#define	IRRTA	IRR1 BIT.b7	/* Timer A Interrupt Request Flag	*/
#define	IRR2 BIT	(*(struct BIT *)0xFFF7)	/* Interrupt Request Register 2	*/
#define	IRRDT	IRR2 BIT.b7	/* Direct Transfer Interrupt Request Flag	*/
#deline	INNDI		/ Direct fransfer interrupt Kequest frag	/
#pragma int #pragma int	-	int)		
/********	*****	*****	*****	**/
/* Functio	on define			*/
/********	* * * * * * * * * * * * *	*****	*****	**/
extern void	l INIT (void	l);	/* SP Set	*/
void	main (void	l);		
void	taint (voi	.d);		
void	dtint (voi	.d);		
void	dtint (voi	.d);		
			*****	**/
	*****		****	**/
/********	**************************************	*****	*****	*/
/********* /* RAM dei	**************************************	*****		*/
/********** /* RAM dei /*********	**************************************	*****	*****	*/ **/
/********** /* RAM dei /*********	**************************************	*****	*****	*/ **/
/*********** /* RAM def /*********** unsigned ch	Tine Tine Tine Tine Tine Tine Tine Tine	<pre>************************************</pre>	**************************************	*/ **/
/********** /* RAM def /********** unsigned cf #define	Fine ************************************	*****	*****	*/ ***/ */
/********** /* RAM def /********** unsigned cf #define	Fine ************************************	<pre>************************************</pre>	**************************************	*/ ***/ */
/********** /* RAM def /********** unsigned ch #define #define /*********	Fine ************************************	<pre>************************************</pre>	**************************************	*/ ***/ */
/********** /* RAM def /********* unsigned ch #define #define /********** /* Vector	Fine thar USRF; USRF_BIT LDONF Address	<pre>************************************</pre>	**************************************	*/ ***/ */ */
/********** /* RAM def /********* unsigned ch #define #define /********** /* Vector	tine tine USRF_BIT LDONF Address	<pre>************************************</pre>	/* User Flag Area /* Switch On Flag	*/ ***/ */ */
/********* /* RAM dei /********* unsigned ch #define #define /********* /* Vector /********* #pragma sec	Tine Tine USRF_BIT LDONF Address	<pre> (* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	/* User Flag Area /* Switch On Flag	*/ **/ */ */ */
/********* /* RAM def /********* unsigned ch #define #define /********* /* Vector /********* #pragma sec void (*cons	tine tine USRF_BIT LDONF Address	<pre> (* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	/* User Flag Area /* Switch On Flag	, */ */ */ */ */ **/ */
/********* /* RAM def /********* unsigned ch #define #define /********* /* Vector /********* #pragma sec void (*cons INIT	Tine Tine USRF_BIT LDONF Address	<pre> (* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	/* User Flag Area /* Switch On Flag	*/ **/ */ */ */
/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********** #pragma sec void (*cons INIT };	Tine Tine USRF_BIT LDONF Address Ction V1 St VEC_TBL1[]	<pre> (* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	/* User Flag Area /* Switch On Flag /* Vector Section Set /* Ox0000 Reset Vector	* / * * / *
/********* /* RAM def /********* unsigned cf #define #define /********* /* Vector /********* #pragma sec Void (*cons INIT }; #pragma sec	Tine Tine USRF_BIT LDONF Address Tion V1 St VEC_TBL1[]	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	/* User Flag Area /* Switch On Flag	, */ */ */ */ */ **/ */
/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********** #pragma sec void (*cons }; #pragma sec void (*cons	Tine Tine USRF_BIT LDONF Address Ction V1 St VEC_TBL1[]	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag ************************************</pre>	*/ */ */ */ */ */ */
/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********** #pragma sec void (*cons INIT }; #pragma sec void (*cons taint	Tine Tine USRF_BIT LDONF Address Tion V1 St VEC_TBL1[]	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	/* User Flag Area /* Switch On Flag /* Switch Set /* Vector Section Set /* 0x0000 Reset Vector	* / * * / *
<pre>/********** /* RAM def /********* unsigned ch #define #define /********** /* Vector /********* #pragma sec void (*cons INIT }; #pragma sec void (*cons taint };</pre>	Tine Tine USRF_BIT LDONF Address Address tion V1 st VEC_TBL1[] ction V2 st VEC_TBL2[]	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag ************************************</pre>	*/ */ */ */ */ */ */ */
<pre>/********** /* RAM def /********* unsigned ch #define #define /********** /* Vector /********* #pragma sec void (*cons INIT }; #pragma sec void (*cons taint }; #pragma sec</pre>	Tine Tine USRF_BIT LDONF Address Address Tion V1 st VEC_TBL1[] Ction V2 st VEC_TBL2[] Ction V3	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag ************************************</pre>	*/ */ */ */ */ */ */
<pre>/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********* #pragma sec void (*cons</pre>	Tine Tine USRF_BIT LDONF Address Address tion V1 st VEC_TBL1[] ction V2 st VEC_TBL2[]	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag /* Vector Section Set /* 0x0000 Reset Vector /* Vector Section Set /* 0x0016 timer A Interrupt Vector /* Vector Section Set</pre>	*/ *** */ */ */ */ */ */
<pre>/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********* #pragma sec void (*cons taint }; #pragma sec void (*cons taint };</pre>	Tine Tine USRF_BIT LDONF Address Address Tion V1 st VEC_TBL1[] Ction V2 st VEC_TBL2[] Ction V3	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag ************************************</pre>	*/ */ */ */ */ */ */ */
<pre>/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********* #pragma sec void (*cons</pre>	Tine Tine USRF_BIT LDONF Address Address Tion V1 st VEC_TBL1[] Ction V2 st VEC_TBL2[] Ction V3	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag /* Vector Section Set /* 0x0000 Reset Vector /* Vector Section Set /* 0x0016 timer A Interrupt Vector /* Vector Section Set</pre>	*/ *** */ */ */ */ */ */
<pre>/********* /* RAM def /********* unsigned ch #define #define /********** /* Vector /********* #pragma sec void (*cons taint }; #pragma sec void (*cons taint };</pre>	Tine Tine USRF_BIT LDONF Address Ction V1 St VEC_TBL1[] Ction V2 St VEC_TBL2[] Ction V3 St VEC_TBL3[]	<pre>(* (struct BIT *) &USRF) USRF_BIT.b0 ************************************</pre>	<pre>/* User Flag Area /* Switch On Flag /* Vector Section Set /* 0x0000 Reset Vector /* Vector Section Set /* 0x0016 timer A Interrupt Vector /* Vector Section Set</pre>	*/ *** */ */ */ */ */ */



***************************************	*******	*****
d main (void)	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
a main (voia)		
int country.		
int counter;		
<pre>set_imask_ccr(1);</pre>	/* Interrupt Disable	*,
P92 = 0;	/* Turn On LED	*
LDONF = 0;	/* Initialize LDONF	*
SYSCR1 = 0x8F;	/* Set SYSCR1	*.
SYSCR2 = 0xE0;	/* Set SYSCR2	*,
TMA = 0x1F;	/* Initialize TCA	*.
TMA = 0x19;	/* Initialize TCA Overflow Period	*.
IRRTA = 0;	/* Clear IRRTA	*,
IENTA = 1;	/* Timer A Interrupt Enable	*.
<pre>IRRDT = 0;</pre>	/* Clear IRRDT	*
IENDT = 1;	/* Direct Transfer Interrupt Enable	*,
<pre>set_imask_ccr(0);</pre>	/* Interrupt Enable	*,
<pre>for(counter = 120; counter > 0; counter) {</pre>		
<pre>sleep(); }</pre>	/* Transition to Watch Mode	*,
<pre>set_imask_ccr(1);</pre>	/* Interrupt Disable	*,
IENTA = 0;		
SYSCR1 = 0x87;	/* Set SYSCR1	*,
SYSCR2 = 0xE8;	/* Set SYSCR2	*.
<pre>set_imask_ccr(0);</pre>	/* Interrupt Enable	*,
<pre>sleep();</pre>	/* Transition to Sleep Mode	*,
while(1){		
;		
}		



/***************	* * * * * * * * * * * * * * * * * * * *	******/
/* Timer A Interrupt		*/
/**************************************	*****	******/
void taint (void)		
{		
IRRTA = 0;	/* Clear IRRTA	*/
if (LDONF = = 1) {	/* LDONF = "1" ?	*/
P92 = 0;	/* Turn Off LED	*/
LDONF = $0;$	/* Clear LDONF	*/
}		
else{		
P92 = 1;	/* Turn On LED	*/
LDONF = 1;	/* Set LDONF	*/
}		
}		
/**************	*********	******/
/* Direct Transfer Interrupt		*/
/**************	*****	******/
void dtint (void)		
{		
<pre>IRRDT = 0;</pre>	/* Clear IRRDT	*/
IENDT = 0;	/* Direct Transfer Interrupt Enable	*/
}		

Link address specifications

Section Name	Address
CV1	H'0000
CV2	H'0016
CV3	H'0028
Р	H'0100
В	H'FB80



Revision Record

	Description		tion	
Rev.	Date	Page	Summary	
1.00	Dec.19.03		First edition issued	



Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.