Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8SX Family

Transition to and Exit from Exception Handling of Break Interrupts by the UBC

Introduction

The user break controller (hereinafter referred to as UBC) generates a UBC break interrupt request and executes exception handling for the UBC break interrupt each time the state of the program counter matches a specified break condition.

Target Device

H8SX/1668R Group

Preface

Other than the target device indicated above, the program covered in this application note can be run on H8SX devices that have the same I/O registers as those employed by the program. However, since some functional modules may be changed for the addition of functionality etc., be sure to perform a thorough evaluation by confirming the details with the hardware manual for the actual target device.

Contents

1.	Specifications	. 2
2.	Applicable Conditions	. 3
3.	Description of Module Used	. 4
4.	Principle of Operation	. 5
5.	Description of Software	. 6
6.	Precaution	14
7.	Documents for Reference	14



1. **Specifications**

An overview of operation in this application note is given in figure 1, and the operation in this application note is explained as follows:

- Channel A is used.
- The address (H'1400) where exception handling for the IRQ0 interrupt starts is set as a PC break address.
- When exception handling for the UBC break interrupt is completed, the flow of processing returns to the main loop. •
- Output on pins of a test port is used to confirm the individual stages of operation: execution of the instruction at the ٠ PC break address, execution of exception handling for the UBC break interrupt, and processing of the main loop (see table 1).




Figure 1 Overview of Operation

Table 1 **Output on Test Port to Confirm Operation**

Description of Verified Operation	Output Value (Port 3 in Use)
Main loop processing	P30 (inverted output)
Execution of exception handling for the UBC break interrupt	P31 (inverted output)
Execution of the instruction at the PC break address*	P32 (inverted output)
Note*: PC break address is set to the address (H'1400) w	here IRQ0 interrupt exception handling



2. Applicable Conditions

Table 2 Applicable Conditions

Item	Detail	
Operating frequency	Input clock	: 12.5 MHz
	System clock (I	: 50 MHz (12.5 MHz multiplied by 4)
	Peripheral module clock (Pø)	: 25 MHz (12.5 MHz multiplied by 2)
	External bus clock (Bø)	: 50 MHz (12.5 MHz multiplied by 4)
Operating mode	Mode 7 (MD3 = 0, MD2 = 1, MD1 =	1, MD0 = 1, MD_CLK = 0)
Development tool	High-performance Embedded Works	shop (HEW) Ver.4.04.01
C/C++ compiler	H8S, H8/300 SERIES C/C++ Comp	iler Ver. 6.02.00 from Renesas Technology
Compiler option	-cpu = H8SXA:24MD, -optimize = 1,	-object, -debug, -nolist, -chgincpath, -nologo
Linker option	-start = PResetPRG/0400	
	P,C\$DSEC,C\$BSEC,D/080	0,
	PIntPRG/01000,	
	PInt_UBC/01200,	
	PInt_IRQ0/01400,	
	B,R/0FF2000,	
	S/0FFBE00	



3. Description of Module Used

3.1 User Break Controller

The user break controller (UBC) generates a UBC break interrupt request each time the state of the program counter matches a specified break condition. The UBC break interrupt is a nonmaskable interrupt and is always accepted, regardless of the interrupt control mode and the state of the interrupt mask bit of the CPU.

Figure 2 show a block diagram of the UBC.




Figure 2 UBC Block Diagram



4. Principle of Operation

Figure 3 shows operation timing in this application note.




Figure 3 Operation Timing



5. Description of Software

5.1 List of Variables

Table 3 List of RAM

Variable	Label Name	Description	Referred in
unsigned char	g_ubc_flg	UBC break interrupt request flag 0: Request is not generated.	main, init, INT_UBC
		1: Request is generated.	

5.2 List of Functions

Table 4List of Functions

Function Name	Description
main	 Main function Calls init function, determines whether or not a UBC break interrupt request has been generated, resets the UBC break condition, and confirms main loop processing.
init	 Initialization function Initializes registers and RAM.
INT_IRQ0	 IRQ0 interrupt function Confirms execution of the instruction at the PC break address.
INT_UBC	 UBC break interrupt function Negates the UBC break condition, sets the UBC break interrupt request flag, and confirms exception handling for the UBC break interrupt.



5.3 Description of Functions

5.3.1 main Function

1. Functional overview

The main function calls function init to initialize the required registers and make the UBC operate. If a UBC break has been generated, it resets the UBC break condition.

- 2. Arguments None
- 3. Return values
 - None
- 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.

Bit	Bit Name	Setting	R/W	Description
13	CMFPn	0	R/W	Condition Match CPU Flag
				UBC break source flag that indicates satisfaction of a specified
				CPU bus cycle condition.
				0: The CPU cycle condition for channel A break requests has
				not been satisfied.
11	CPA2	0	R/W	CPU Cycle Select
10	CPA1	0		These bits select CPU cycles as the bus cycle break condition for
9	CPA0	1		the given channel.
				001: The bus cycle break condition is CPU cycles.
5	IDA1	0	R/W	Break Condition Select
4	IDA1	1		These bits select the PC break as the source of UBC break
				interrupt requests for the given channel.
				01: UBC break condition is the PC break.
3	RWA1	0	R/W	Read Select
2	RWA0	1		These bits select read cycles as the bus cycle break condition for
				the given channel.
				01: The bus cycle break condition is read cycles.

• Break control register A (BRCRA) Number of bits: 16 Address: H'FFFA28

• Data register (P3DR) Number of bits: 8 Address: H'FFFF52

Description: DR is an 8-bit readable/writable register that stores the output data of the pins to be used as the general output port.

Setting: Inversion of the output of P30 (output is the inverse of the previous state).



H8SX Family Transition to and Exit from Exception Handling of Break Interrupts by the UBC




Figure 4 Flowchart (main)



5.3.2 init Function

- 1. Functional overview The init function initializes I/O registers and RAM.
- 2. Arguments
 - None
- 3. Return values
 - None
- 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.

~)-					
Bit	Bit Name	Setting	R/W	Description	
10	ICK2	0	R/W	System Clock (I	
9	ICK1	0		These bits select the frequency of the system clock and the clock	
8	ICK0	0		provided to the CPU, EXDMAĆ, DMAC, and DTC.	
				000: Input clock $ imes$ 4	
6	PCK2	0	R/W	Peripheral Module Clock (P	
5	PCK1	0		These bits select the frequency of the peripheral module clock.	
4	PCK0	1		001: Input clock × 2	
2	BCK2	0	R/W	External Bus Clock (Bø) Select	
1	BCK1	0		These bits select the frequency of the external bus clock.	
0	BCK0	0		000: Input clock \times 4	

• System clock control register (SCKCR) Number of bits: 16 Address: H'FFFDC4

- MSTPCRB controls module stop mode. Setting a bit to 1 makes the corresponding module enter the stop mode, while clearing the bit to 0 makes the module exit the stop mode.
- Module stop control register B (MSTPCRB) Number of bits: 16 Address: H'FFFDCA

Bit	Bit Name	Setting	R/W	Description
5	MSTPB5	0	R/W	User break controller (UBC)

 Input buffer control register (P5ICR) Number of bits: 8 Address: H'FFFB94 Description: ICR is an 8-bit readable/writable register that controls the port input buffers. Setting: H'01

Note: The setting H'01 is for use of the $\overline{IRQ0}$ pin as an input pin.

- Data register (P3DR) Number of bits: 8 Address: H'FFFF52
 Description: DR is an 8-bit readable/writable register that stores the output data of the pins to be used as the general output port.

 Setting: H'00
- Data direction register (P3DDR) Number of bits: 8 Address: H'FFFB82 Description: DDR is an 8-bit write-only register that specifies the port input or output for each bit. Setting: H'FF



Bit	Bit Nam	J		Description
)	ITS0	0	R/W	IRQ0 Pin Select
				This bit selects an input pin for IRQ0.
				1: Selects pin P50 as IRQ0-B input
ID	O anabla ragist	or (IED) Nu	nhar of h	its: 8 Address: H'FFFF34
Bit	Bit Nam	· · · ·		Description
)	IRQ0E	1	R/W	IRQ0 Enable
				The IRQ0 interrupt request is enabled when this bit is 1.
ID	0	1 · · · · · · · · · · · · · · · · · · ·		
	-	•		Number of bits: 8 Address: H'FFFD6A
Bit	Bit Nam	0		Description
1 ว	IRQ0SR		R/W	IRQ0 Sense Control Rise
0	IRQ0SF	1		IRQ0 Sense Control Fall
				01: Interrupt request generated at falling edge of IRQ0
Bro	tting: H'I eak address reg	FF000000 gister A (BAF	A) Num	ue is written here. nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC.
• Bro De Set	tting: H'I eak address reg sscription: BA tting: H'0	FF000000 gister A (BAF RA specifies 00001400 (the	A) Num the addre	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where $\overline{IRQ0}$ interrupt exception handling starts)
 Bro De Set Bro 	tting: HT eak address reg escription: BA tting: HT eak control reg	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC	(A) Num the addre address (RA) Nu	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where $\overline{IRQ0}$ interrupt exception handling starts) umber of bits: 16 Address: H'FFFA28
 Branch De Set Branch Branch 	tting: HT eak address reg escription: BA tting: H'(eak control reg Bit Name	FF000000 gister A (BAF RA specifies)0001400 (the gister A (BRC Setting	A) Num the address address RA) Nu R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) unber of bits: 16 Address: H'FFFA28 Description
 Brand De Set Brand Brand 	tting: HT eak address reg escription: BA tting: HT eak control reg	FF000000 gister A (BAF RA specifies)0001400 (the gister A (BRC Setting	(A) Num the addre address (RA) Nu	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag
 Brand De Set Brand Brand Bit 	tting: HT eak address reg escription: BA tting: H'(eak control reg Bit Name	FF000000 gister A (BAF RA specifies)0001400 (the gister A (BRC Setting	A) Num the address address RA) Nu R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) unber of bits: 16 Address: H'FFFA28 Description
 Brance De Set Brance Brance 	tting: HT eak address reg escription: BA tting: H'(eak control reg Bit Name	FF000000 gister A (BAF RA specifies)0001400 (the gister A (BRC Setting	A) Num the address address RA) Nu R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has
 Branch Branc	tting: H'I eak address reg escription: BA tting: H'C eak control reg Bit Name CMFPn	FF000000 gister A (BAF ARA specifies 00001400 (the gister A (BRC <u>Setting</u> 0	A) Num the address address RA) Nu: R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied.
 Bra De Set Bra Bit 13 	tting: H'I eak address reg escription: BA tting: H'O eak control reg <u>Bit Name</u> CMFPn CPA2	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC <u>Setting</u> 0	A) Num the address address RA) Nu R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select
 Bra De Set Bra Bit 13 	tting: HT eak address reg escription: BA tting: HT eak control reg Bit Name CMFPn CPA2 CPA1	FF000000 gister A (BAF RA specifies 00001400 (the cister A (BRC <u>Setting</u> 0	A) Num the address address RA) Nu: R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for
 Bra De Set Bra Bit 13 	tting: H'I eak address reg escription: BA tting: H'O eak control reg <u>Bit Name</u> CMFPn	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC <u>Setting</u> 0	A) Num the address address RA) Nu: R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel.
 Bra De Set Bra Bit 13 	tting: HT eak address reg escription: BA tting: HT eak control reg Bit Name CMFPn CPA2 CPA1	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC <u>Setting</u> 0 0 1	A) Num the address address RA) Nu: R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for
 Bra De Set Bra Bit 13 	tting: H'I eak address reg escription: BA tting: H'O eak control reg <u>Bit Name</u> CMFPn CPA2 CPA1 CPA0	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC <u>Setting</u> 0 0 1	RA) Num the address address RA) Nu R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel. 001: The bus cycle break condition is CPU cycles.
 Bra De Set Bra Bit 13 11 10 9 5 	tting: H'I eak address reg escription: BA tting: H'C eak control reg Bit Name CMFPn CPA2 CPA1 CPA0 IDA1	FF000000 gister A (BAF RA specifies 00001400 (the cister A (BRC <u>Setting</u> 0 0 1	RA) Num the address address RA) Nu R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel. 001: The bus cycle break condition is CPU cycles. Break Condition Select
 Bra De Set Bra Bit 13 11 10 9 5 	tting: H'I eak address reg escription: BA tting: H'C eak control reg Bit Name CMFPn CPA2 CPA1 CPA0 IDA1	FF000000 gister A (BAF RA specifies 00001400 (the cister A (BRC <u>Setting</u> 0 0 1	RA) Num the address address RA) Nu R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel. 001: The bus cycle break condition is CPU cycles. Break Condition Select These bits select the PC break as the source of UBC break
 Bra De Set Bra Bit 13 	tting: H'I eak address reg escription: BA tting: H'C eak control reg Bit Name CMFPn CPA2 CPA1 CPA0 IDA1	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC Setting 0 0 1 0 1	RA) Num the address address RA) Nu R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel. 001: The bus cycle break condition is CPU cycles. Break Condition Select These bits select the PC break as the source of UBC break interrupt requests for the given channel.
 Bro De Set Bro 	tting: HT eak address reg escription: BA tting: H'(eak control reg Bit Name CMFPn CMFPn CPA2 CPA1 CPA0 IDA1 IDA1	FF000000 gister A (BAF RA specifies 00001400 (the gister A (BRC Setting 0 0 1 0 1	A) Num the address address RA) Nu: R/W R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel. 01: The bus cycle break condition is CPU cycles. Break Condition Select These bits select the PC break as the source of UBC break interrupt requests for the given channel. 01: UBC break condition is the PC break. Read Select These bits select read cycles as the bus cycle break condition for
 Bro De Set Bro Bit 113 11 10 9 5 4 3 	tting: HT eak address reg escription: BA tting: HT eak control reg Bit Name CMFPn CPA2 CPA1 CPA0 IDA1 IDA1 IDA1 IDA1	FF000000 gister A (BAF RA specifies 00001400 (the cister A (BRC <u>Setting</u> 0 0 1 0 1 0	A) Num the address address RA) Nu: R/W R/W R/W	nber of bits: 32 Address: H'FFFA00 ess used as a break condition on channel A of the UBC. where IRQ0 interrupt exception handling starts) mber of bits: 16 Address: H'FFFA28 Description Condition Match CPU Flag UBC break source flag that indicates satisfaction of a specified CPU bus cycle condition. 0: The CPU cycle condition for channel A break requests has not been satisfied. CPU Cycle Select These bits select CPU cycles as the bus cycle break condition for the given channel. 001: The bus cycle break condition is CPU cycles. Break Condition Select These bits select the PC break as the source of UBC break interrupt requests for the given channel. 01: UBC break condition is the PC break. Read Select






Figure 5 Flowchart (init)



5.3.3 INT_IRQ0 Function

- Functional overview
 The INT_IRQ0 function confirms its own operation through the output of signals from the test port for confirming operation.
- 2. Arguments None
- 3. Return values None
- 4. Description of internal registers used

The internal register used in this sample task is described below. The setting shown in the table is the value used in this sample task and differs from the initial value.

- Data register (P3DR) Number of bits: 8 Address: H'FFFF52
 - Description: DR is an 8-bit readable/writable register that is used to store the output data for the pins of the general output port.

Setting: Output of P32 is inverted (output of the previous value is inverted).




Figure 6 Flowchart (INT_IRQ0)



5.3.4 INT_UBC Function

1. Functional overview

The INT_UBC function clears the UBC break condition then confirms its own operation through the output of a signal from the test port for confirming operation.

- 2. Arguments None
- 3. Return values None
- 4. Description of internal registers used

The internal register used in this sample task is described below. The setting shown in the table is the value used in this sample task and differs from the initial value.




Figure 7 Flowchart (INT_UBC)



6. Precaution

When pins of the device are used as the input pins of peripheral module, the corresponding bit in the input buffer control register (PnICR) is set as 1.

For details, refer to the appropriate hardware manual.

7. Documents for Reference

- Hardware Manual H8SX/1668R Group Hardware Manual The most up-to-date version of this document is available on Renesas Technology Website.
- Technical News, Technical Updates The most up-to-date information is available on Renesas Technology Website.



Website and Support

Renesas Technology Website <u>http://www.renesas.com/</u>

Inquiries <u>http://www.renesas.com/inquiry</u> <u>csc@renesas.com</u>

Revision Record

		Descript	tion	
Rev.	Date	Page	Summary	
1.00	Jun.18.08		First edition issued	

All trademarks and registered trademarks are the property of their respective owners.



Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., all rights reserved.