### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.





# 16

# Technical Q&A H8/300H Series

**Application Note** 

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

Renesas Electronics

Rev.2.00 2004.12

#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



# **General Precautions on Handling of Product**

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.





Rev. 2.00 Dec 13, 2004 page iv of xvi



# Preface

The H8/300H series microcontrollers are high-performance Renesas-original 16-bit microcontrollers that build in the optimum peripheral equipment for industrial machinery around high-speed H8/300 CPUs that have architecture upwardly compatible with H8/300 CPUs.

The microcontroller puts a CPU, RAM, direct memory access controller (DMAC), bus controller, timers, and a serial communication interface (SCI) on a single chip, making it suitable for a wide range of applications from small to large systems.

This microcontroller technical Q&A covers the H8/3001, H8/3002, H8/3003, H8/3042 Group, H8/3032 Group, and H8/3048 Group.

Rev. 2.00 Dec 13, 2004 page v of xvi



#### Table 0-1 H8/300H Series

ltem			H8/3003	H8/3002	H8/3001	H8/3042	H8/3041	H8/3040
CPU			H8/300H	H8/300H	H8/300H	H8/300H	H8/300H	H8/300H
Memory	ROM	Mask (byte)	_	_	_	64 k	48 k	32 k
		ZTAT™ *	_	_	_	Yes	_	_
	RAM (b	yte)	512	512	512	2 k	2 k	2 k
Address space (byte)		16 M	16 M	16 M	16 M	16 M	16 M	
External da	ata bus w	idth (bit)	8/16	8/16	8/16	8/16	8/16	8/16
Timers	ITU (intentional timer un	0	5 ch	5 ch	5 ch	5 ch	5 ch	5 ch
	Watchd	og timer	1 ch	1 ch	_	1 ch	1 ch	1 ch
DMA	Memory	/ ↔ I/O	8 ch	4 ch	_	4 ch	4 ch	4 ch
controller	Memory	$\prime \leftrightarrow$ memory	4 ch	2 ch	_	2 ch	2 ch	2 ch
Programm controller (		ng pattern	16 bits	16 bits	12 bits	16 bits	16 bits	16 bits
SCI (Asyno synchrono		/clock-	2 ch	2 ch	1 ch	2 ch	2 ch	2 ch
A/D	Resolut	ion	10 bits	10 bits	10 bits	10 bits	10 bits	10 bits
converter	Input ch	annel	8 ch	8 ch	4 ch	8 ch	8 ch	8 ch
	Externa	l trigger input	Yes	Yes	Yes	Yes	Yes	Yes
D/A	Resolut	ion	_		_	8 bits	8 bits	8 bits
converter	Input ch	annel	_	_	_	2 ch	2 ch	2 ch
Refresh co	ntroller		On-chip	On-chip	_	On-chip	On-chip	On-chip
Interrupts	Externa	l interrupts	9	7	4	7	7	7
	Internal	Interrupts	34	30	20	30	30	30
I/O port			58	46	32	78	78	78
Package			QFP-112	QFP-100 TQFP-100	QFP-80 TQFP-80	QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-100 TQFP-100
Miscellane	ous		_	_	_	_	_	_

Note: \* ZTAT is a trademark of Renesas Technology Corp.

Rev. 2.00 Dec 13, 2004 page vi of xvi

# RENESAS

Item			H8/3048	H8/3047	H8/3044	H8/3032	H8/3031	H8/3030
CPU			H8/300H	H8/300H	H8/300H	H8/300H	H8/300H	H8/300H
Memory	ROM	Mask (byte)	128 k	96 k	32 k	64 k	32 k	16 k
		ZTAT™ *	Yes	_	_	Yes	_	_
	RAM (b	yte)	4 k	4 k	2 k	2 k	1 k	512
Address space (byte)		16 M	16 M	16 M	1 M	1 M	1 M	
External data bus width (bit)		8/16	8/16	8/16	8	8	8	
Timers	ITU (inte timer un	U U	5 ch	5 ch	5 ch	5 ch	5 ch	5 ch
	Watchd	og timer	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
DMA	Memory	∕ ↔ I/O	4 ch	4 ch	4 ch	_	_	_
controller	Memory	$v \leftrightarrow memory$	2 ch	2 ch	2 ch	_	_	_
Programm controller (		ig pattern	16 bits	16 bits	16 bits	16 bits	16 bits	16 bits
SCI (Asyno synchrono		clock-	2 ch	2 ch	2 ch	1 ch	1 ch	1 ch
A/D	Resolut	ion	10 bits	10 bits	10 bits	10 bits	10 bits	10 bits
converter	Input ch	annel	8 ch	8 ch	8 ch	8 ch	8 ch	8 ch
	Externa	l trigger input	Yes	Yes	Yes	Yes	Yes	Yes
D/A	Resolut	ion	8 bits	8 bits	8 bits	_	—	—
converter	Input ch	annel	2 ch	2 ch	2 ch	_	_	_
Refresh co	ontroller		On-chip	On-chip	On-chip	_	_	_
Interrupts	Externa	l interrupts	7	7	7	6	6	6
	Internal	Interrupts	30	30	30	21	21	21
I/O port			78	78	78	63	63	63
Package			QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-80 TQFP-80	QFP-80 TQFP-80	QFP-80 TQFP-80
Miscellane	ous			rt card interfac low-power pe	, I	_	_	_

#### Table 1-1H8/300H Series (cont)

Note: \* ZTAT is a trademark of Renesas Technology Corp.



Rev. 2.00 Dec 13, 2004 page viii of xvi



# For Users of the Microcontroller Technical Q & A

This *Microcontroller Technical Q & A* was compiled from answers to technical questions we received from Renesas Technology microcontroller users. We hope that it will be a useful addition to the *H8/300H series user manuals*. Before starting design of products that use microcontrollers, read through the manual to deepen your understanding of microcontroller products and re-familiarize yourself with those areas of difficulty at the design stage.

Rev. 2.00 Dec 13, 2004 page ix of xvi



Rev. 2.00 Dec 13, 2004 page x of xvi



# Main Revisions for this Edition

ltem	Page	Revision (See Manual for Details)
All	—	All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names changed to Renesas Technology Corp.
		Designation for categories changed from "series" to "group"

Rev. 2.00 Dec 13, 2004 page xi of xvi



Rev. 2.00 Dec 13, 2004 page xii of xvi



# Contents

	[	1
	Q&A No.	Page
Section 1 CPU		
Registers		
(1) The Difference Between the CCR's V Flag and C Flag	QA300H-001A	1
(2) The Relationship Between Data Size and V Flag Changes	QA300H-002A	2
(3) Use of General Registers	QA300H-003A	3
Bus Controller		
(1) Bus State While the CPU Is Operating	QA300H-004	4
(2) Bus Modes	QA300H-005A	5
(3) Setting the Bus Controller in Area 7	QA300H-006A	6
(4) External Installation of RAM to 8-Bit Bus Areas	QA300H-007A	7
(5) Changing the Number of Wait States Inserted Per Area	QA300H-008A	8
(6) Receiving BREQ in Power-Down Mode	QA300H-009A	10
(7) Maximum Wait Time After BREQ Input	QA300H-010A	11
Interrupts		
(1) Interrupt Sampling	QA300H-011A	12
(2) Holding External Interrupts	QA300H-012A	13
(3) Receiving NMIs During NMI Processing	QA300H-013A	14
(4) Edge Rise and Fall Times for Interrupt Pins	QA300H-014A	15
(5) Disable Timing for Interrupts	QA300H-015A	16
(6) Exception Processing After a Reset	QA300H-016A	17
(7) Using the Interrupt Controller	QA300H-017A	18
(8) Receiving an External IRQ1 After Returning From	QA300H-018A	20
Hardware Standby Mode		
(9) Interrupt Priority Within Groups	QA300H-019A	21
(10) Interrupts When the Bus Is Released	QA300H-020A	22
Resets		
(1) NMI Sampling Timing and Receiving After Reset	QA300H-021A	23
(2) Initializing SP After Reset	QA300H-022A	24
(3) Pin State During Power-On Reset	QA300H-023A	25
(4) RESO Pin Output From RES Pin Input	QA300H-024A	26
(5) Connecting RES and RESO Pins	QA300H-025A	27
(6) Cautions for Reset Input	QA300H-026A	28
Power-Down Mode		
(1) Executing Instructions When Switching to Hardware Standby Mode	QA300H-027A	29
(2) Mode Pins During Hardware Standby Mode	QA300H-028A	30
(3) Returning From Hardware Standby Mode	QA300H-029A	31
(4) Interrupt Sampling and Receiving in Sleep Mode	QA300H-030A	32
(5) Execution Time in Software Standby Mode	QA300H-031A	33
(6) Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction	QA300H-032A	34



	Q&A No.	Page
Instructions		
<ol> <li>Support for the DAA (DAS) Instruction with the INC (DEC) Instruction</li> </ol>	QA300H-033A	36
(2) BRA and BRN Instructions	QA300H-034A	37
(3) BRN Instruction	QA300H-035A	38
(4) The SUBX Instruction	QA300H-036A	39
(5) Odd Address Values During STC Instruction Execution	QA300H-037A	40
<ul> <li>(6) Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing</li> </ul>	QA300H-038A	41
<ul><li>(7) The Difference Between EEPMOV.B and EEPMOV.W</li></ul>	QA300H-039A	42
Miscellaneous		
(1) Cautions on Stack Operation	QA300H-040A	43
(2) On-Chip Peripheral LSI Access When the Bus Is Released	QA300H-041A	44
(3) Areas That Can Be Used as ROM by the Vector Table	QA300H-042A	45
(4) Pin State During the Oscillation Settling Time	QA300H-043A	46
Section 2 On-Chip Peripherals DMA Controller		
(1) Receiving DMAC Startup Requests	QA300H-101	47
(2) Addresses During DMA Transfers	QA300H-102	49
(3) TEND Signal Output Timing 1	QA300H-103	50
(4) TEND Signal Output Timing 2	QA300H-104	51
(5) The Relationship Between the DMAC's DTE and DTIE Bits	QA300H-105	52
(6) DMAC Startup	QA300H-106	53
(7) The DMAC and Timer Interrupts	QA300H-107	54
(8) Operation After a DMAC End Interrupt Is Generated 1	QA300H-108	55
<ul><li>(9) Operation After a DMAC End Interrupt Is Generated 2</li></ul>	QA300H-109	56
<ul><li>(10) DMA Transfers Started up by Serial Transfers</li></ul>	QA300H-110	57
(10) Divid Haisler's stated up by Schull Haisler's (11) Time Until DMAC Startup by the $\overline{\text{DREQ}}$ Pin	QA300H-111	58
(12) Reverse Operation in the DMA Repeat Mode	QA300H-112	59
(12) Reverse operation in the Divis Repeat Mode (13) Use of Dual-Function Pins	QA300H-113	60
(14) I/O Ports and the DREQ Pin	QA300H-114	61
	QA50011-114	01
(1) PWM Mode and Interrupts	QA300H-115	62
<ul><li>(1) I will more and interrupts</li><li>(2) Clearing the Counters</li></ul>	QA300H-116	63
<ul><li>(2) Cleaning the Counters</li><li>(3) Pulse Output From the ITU</li></ul>	QA300H-117	64
<ul><li>(4) ITU Cascade Connections</li></ul>	QA300H-118	65
<ul><li>(5) Setting the ITU's PWM Output</li></ul>	QA300H-119	66
<ul><li>(6) ITU Output and Port Output</li></ul>	QA300H-120	67
	-	69
	QA300H-121 QA300H-122	72
<ul> <li>(8) Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode</li> </ul>	QA500H-122	12
Watchdog Timer		
(1) Halting the WDT's System Clock	QA300H-123	73



	Q&A No.	Page
Serial Communications Interface (SCI)		
(1) Using the RDR and TDR When the SCI Is Not Being Used	QA300H-124	74
(2) I/O Settings of Clock Pins for the SCI	QA300H-125	75
(3) Serial I/O Pin State	QA300H-126	76
(4) Simultaneous Transmission and Reception with the SCI	QA300H-127	77
5) RDRF	QA300H-128	78
6) Setting for Asynchronous Transmission	QA300H-129	79
7) How Data Is Transferred to the TDR	QA300H-130	81
(8) Timing of Setting RDRF	QA300H-131A	83
9) Timing of Setting TDRE	QA300H-132A	85
(10) SCI Reception Errors	QA300H-133	87
(11) Operating the SCI in External Clock Mode	QA300H-134	88
(12) System Clocks and SCK Phases	QA300H-135	89
A/D Converter		
(1) Changing the A/D Mode and Channel During A/D Conversion	QA300H-136	90
I/O Ports		
(1) Using General-Purpose Ports	QA300H-137	91
(2) Processing Ports When Not in Use	QA300H-138	92

Г

Т

Rev. 2.00 Dec 13, 2004 page xv of xvi



Rev. 2.00 Dec 13, 2004 page xvi of xvi



Product	H8/300H	Q&A No.		QA3	00H-001A
Торіс	The Difference Between the CCR's V	Flag and C F	lag		
Question				С	lassification—H8/300H
Since the	$CCD'a V$ flog and $C$ flog both flog a 1 $\cdot$	when on one	notion		Software
	CCR's V flag and C flag both flag a 1 v , what is the difference?	when an ope	ration	0	Registers
0vernows	, what is the difference?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rel	ated Manuals
is set to 1	eration. In figure 1.1, which is a byte-si when the result is smaller than the nega n the positive maximum (H'7F).	-	-		
	H'80 H'00 V flag	H'7F			er Technical cumentation
	Overflow	Overf	low	Doc	cument Name
	Figure 1.1 V Flag Operati	on			
occurred i operation,	t, the CCR's C flag is accessed to see it n an unsigned operation. In figure 1.2, the flag is set to 1 when the result is so larger than the maximum (H'FF).	f an overflov which is a b	yte-sized	Rel Tec	ated Microcomputer hnical Q&A
				Title	e
	H'00 C flag ⊢	H'FF			
	Overflow	Overf			
	Figure 1.2 C Flag Operati		IOW		
Defense		011			
References	<u>s</u>				



Product	H8/300H	Q&A No.		QA30	0H-002A
Торіс	The Relationship Between Data Size a	and V Flag C	nanges		
Question Do the ch	anges in the CCR's V flag vary with da	ta size?			Assification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports
signed ari However, • Byte • Word • Long	s V flag changes when an overflow is o thmetic operation. This operation is the the timing of the changes in the flag va When the value is smaller than H'80 o When the value is smaller than H'800 word: When the value is smaller than H H'7FFFFFFF.	same for al aries as follo or larger than 00 or larger t	data sizes. ws: H'7F. han H'7FFF.	Manu Othe Docu Docu	ted Manuals ual Title rr Technical umentation ument Name ted Microcomputer nical Q&A
References	5			Title	



	H8/300H	Q&A No.		QA300H-003A
Торіс	Use of General Registers			
Question	Classification—H8/300			
Can liffe	· · · · · · · · · · · · · · · · · · ·	16 hit and 2	2.1.14	Software
	rent general registers be used as 8-bit. at the same time?	, 10-bit, and 5	2-010	<ul> <li>Registers</li> </ul>
registers a	a the same time :			Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
	1			I/O ports
Answer				Related Manuals
	E0 R0H	R0L		
	E0 R0H ER1	ROL		Other Technical
		R0L		Documentation
	ER1			Documentation           Document Name           See section 2.4.2, General
	ER1 E2 R2H ER3			Documentation           Document Name           See section 2.4.2, General           Registers, in the following
	ER1 E2 R2H			Documentation           Document Name           See section 2.4.2, General           Registers, in the following manuals:
	ER1 E2 R2H ER3			Documentation           Document Name           See section 2.4.2, General           Registers, in the following
	ER1 E2 R2H ER3 E4	E4		Documentation Document Name See section 2.4.2, General Registers, in the following manuals: • H8/3002 Hardware Manual • H8/3003 Hardware Manual • H8/3042 Group Hardware
	ER1 E2 R2H ER3 E4	E4		Documentation Document Name See section 2.4.2, General Registers, in the following manuals: • H8/3002 Hardware Manual • H8/3003 Hardware Manual • H8/3042 Group Hardware Manual
	ER1 E2 R2H ER3 E4 E5	E4 E5		Documentation Document Name See section 2.4.2, General Registers, in the following manuals: • H8/3002 Hardware Manual • H8/3003 Hardware Manual • H8/3042 Group Hardware
No	ER1 E2 R2H E2 R2H E3 E4 E5 E6 R6H	E4 E5 R6L	ng given.	DocumentationDocument NameSee section 2.4.2, GeneralRegisters, in the following manuals:• H8/3002 Hardware Manual• H8/3003 Hardware Manual• H8/3042 Group Hardware ManualRelated Microcomputer
No	ER1 E2 R2H E2 R2H E3 E4 E5 E6 R6H ER7 (SP)	E4 E5 R6L ecial notice bei	ng given.	Documentation         Document Name         See section 2.4.2, General         Registers, in the following         manuals:         • H8/3002 Hardware Manual         • H8/3003 Hardware Manual         • H8/3042 Group Hardware         • Manual         Related Microcomputer         Technical Q&A



Bus State While the s the bus state during s the bus state after		· · ·		Classification—H8/300H	
	g CPU internal proc		6		
	g CPU internal proc	ion			
	g CPU internal proc			Software	
s the bus state after	b er e mænnar proe	essing?		Registers	
	DREQ is received?		0	Bus controller	
				Interrupts	
s the bus state after	BREQ is received?			Resets	
				Power-down mode	
				Instructions	
				Miscellaneous	
				DMA controller	
				ITU	
				Watchdog timer	
				SCI	
				A/D converter	
				I/O ports	
			Re	lated Manuals	
	Address Bus	Data Bus High impedance		. <u>-</u>	
			Ot	er Technical cumentation	
				ocument Name	
			Re ma • <i>H</i> • <i>H</i> • <i>H</i>	e figure 6.18, External Bus lease State, in the following nuals: H8/3002 Hardware Manual H8/3003 Hardware Manual H8/3042 Group Hardware Manual	
				lated Microcomputer chnical Q&A	
			Tit	le	
]					
1	1. Bus State While the ion al CPU processing is received is received	Bus State While the CPU Is Operating         ion       Address Bus         al CPU processing       Hold         is received       DMA address	Bus State While the CPU Is Operating         ion       Address Bus       Data Bus         ral CPU processing       Hold       High impedance         is received       DMA address       DMA data	1.     Ma       Bus State While the CPU Is Operating       ion     Address Bus     Data Bus       ial CPU processing     Hold     High impedance       is received     DMA address     DMA data       box     Dis received     High impedance       Sea     Re       Ma     Ma       Address     DMA data       Do     Dis received       High impedance     High impedance       Ba     F       F     F       Ma     F	

# RENESAS

	H8/300H	Q&A No.		QA3	300H-005A	
Торіс	Bus Modes					
Question				0	Classification—H8/300	
Section 6	2.1 of the US/2002 Hardware Manual	anua "Whon	oven 1 hit		Software	
	2.1 of the H8/3003 Hardware Manual WCR is cleared to 0, the bus mode be	-			Registers	
	all areas can be accessed in 16-bit mo		s. Does this	0	Bus controller	
mean that	an areas can be accessed in 10-bit inc				Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Related Manuals		
bit is clear might bet	(bus width control register) is cleared red can be accessed in 16-bit mode. The ter read, "When even one area is set as 0H CPU goes into 16-bit bus mode ar	he manual de s a 16-bit acco	scription essed space,			
bit is clear might bett the H8/30 used as th	red can be accessed in 16-bit mode. The ter read, "When even one area is set as 0H CPU goes into 16-bit bus mode ar e data bus. This means that I/O ports to a bus (D7 to D0) cannot be used as get	he manual de s a 16-bit acco ad D15 to D0 hat are also u	tt area whose scription essed space, can all be used as the	Do Do Sec and fol • H • H • H	her Technical ocumentation cument Name e table 6.4, Address Space d Data Bus Used, in the lowing manuals: H8/3002 Hardware Manua H8/3003 Hardware Manua H8/3042 Group Hardware Manual	
bit is clear might bett the H8/30 used as th lower data	red can be accessed in 16-bit mode. The ter read, "When even one area is set as 0H CPU goes into 16-bit bus mode ar e data bus. This means that I/O ports to a bus (D7 to D0) cannot be used as get	he manual de s a 16-bit acco ad D15 to D0 hat are also u	tt area whose scription essed space, can all be used as the	Do Do Sec and fol • H • H • H M Re	cumentation cument Name e table 6.4, Address Space d Data Bus Used, in the lowing manuals: 18/3002 Hardware Manua 18/3003 Hardware Manua 18/3042 Group Hardware	
bit is clear might bett the H8/30 used as th lower data	red can be accessed in 16-bit mode. The ter read, "When even one area is set as 0H CPU goes into 16-bit bus mode ar e data bus. This means that I/O ports to a bus (D7 to D0) cannot be used as get	he manual de s a 16-bit acco ad D15 to D0 hat are also u	tt area whose scription essed space, can all be used as the	Do Do Sec and fol • H • H • H M Re	cumentation cument Name e table 6.4, Address Space d Data Bus Used, in the lowing manuals: H8/3002 Hardware Manua H8/3003 Hardware Manua H8/3042 Group Hardware Manual lated Microcomputer chnical Q&A	
bit is clear might bett the H8/30 used as th lower data	red can be accessed in 16-bit mode. The ter read, "When even one area is set as 0H CPU goes into 16-bit bus mode ar e data bus. This means that I/O ports to a bus (D7 to D0) cannot be used as get	he manual de s a 16-bit acco ad D15 to D0 hat are also u	tt area whose scription essed space, can all be used as the	Do Do Sec and fol • H • H • H M Re Tec	cumentation cument Name e table 6.4, Address Space d Data Bus Used, in the lowing manuals: H8/3002 Hardware Manua H8/3003 Hardware Manua H8/3042 Group Hardware Manual lated Microcomputer chnical Q&A	



Since area 7 mixes on-chip RAM and internal I/O registers, in which areas are the bus widths and access states set by the bus controller valid?	300H-006A
Since area 7 mixes on-chip RAM and internal I/O registers, in which areas are the bus widths and access states set by the bus controller valid?	
areas are the bus widths and access states set by the bus controller valid?	Classification—H8/300H
areas are the bus widths and access states set by the bus controller valid?	Software
Answer In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3. Do See Ma in the Hard Second	Registers
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Bus controller
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Interrupts
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Resets
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Power-down mode
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Instructions
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Miscellaneous
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	DMA controller
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	ITU
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	Watchdog timer
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	SCI
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	A/D converter
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	I/O ports
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.	ated Manuals
Rel	ther Technical ocumentation ocument Name e figure 6.2, Access Area ap for Each Operating Mod the following manuals: H8/3002 Hardware Manual H8/3003 Hardware Manual H8/3042 Group Hardware Manual elated Microcomputer chnical Q&A

# RENESAS

Product	H8/300H	Q&A No.		QA3	300H-007A
Торіс	External Installation of RAM to 8-Bit B	us Areas			
Question		Classification—H8			lassification—H8/300H
11/1 D.4					Software
	M is externally installed in 8-bit bus sp	pace, which	signal		Registers
snould be	used to access it, $\overline{HWR}$ or $\overline{LWR}$ ?			0	Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
				Do Do See and foll	her Technical cumentation cument Name table 6.4, Address Space 1 Data Bus Used, in the lowing manuals: 18/3002 Hardware Manua
				• <i>E</i> • <i>E</i> <i>M</i>	18/3003 Hardware Manua 18/3042 Group Hardware Aanual lated Microcomputer
					chnical Q&A
				Tit	le
Reference	5			1	
					c 13 2004 page 7 c



Product	H8/300H	Q&A No.		QA3	00H-008A-1
Торіс	Changing the Number of Wait States I	nserted Per	Area		
Question				C	Classification—H8/300H
1. Can t	he wait mode be set for individual area				Software
I. Call	he wait mode be set for mulvidual area	18 /			Registers
2. If not	, how should the wait mode be set to c	hange the n	umber of	0	Bus controller
acces	s states inserted for individual areas?				Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
2. The f	n, the wait mode cannot be set for indi following areas, can, however, be mixed				
	Wait disabled areas Areas to which wait states are only inso	erted by the	WAIT pin		her Technical cumentation
	(pin wait mode 0)			Do	cument Name
The 1 using	<ul> <li>Areas in which WC (wait count) bits 1 are valid (programmable wait mode, pin wait wait mode)</li> <li>The number of access states for individual are using these in combination. An example is she tables 1.2 and 1.3.</li> </ul>		or pin auto- changed by	Set foll • <i>H</i> • <i>H</i> • <i>H</i> <i>M</i>	e section 6.3.5 (5), WSC ting Example, in the lowing manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual
				Re Teo	lated Microcomputer chnical Q&A
				Tit	le
References The bus w individual	idth and the enabled/disabled state of V	WSC (wait s	tate controller)	oper	ration can be set for



Product	H8/300H	Q&A No.	QA300H-008A-2				
Торіс	Changing the Number of Wait States Inserted Per Area						
Answer							

Example: To set the following access states for the following areas:

- Areas 0, 1: 2 states
- Area 2: 3 states
- Areas 3, 4: 4 states
- Area 5: 5 states
- Areas 6, 7: 6 states

#### Table 1.2 Changing the Number of Wait States Inserted Per Area

Area	Memory Map	Wait States from WC Bit	Enable/Disable of Wait Insertion from WAIT Pin	Waits from WAIT pin	Access States
Area 0	2-state access space	Invalid	Disable	—	2
Area 1	Wait-disabled area				
Area 2	3-state access space pin wait mode 0	Invalid	Enable	0	3
Area 3		Valid/1 state	Enable	0	4
Area 4	3-state access space pin wait mode 1				
Area 5			Enable	1	5
Area 6	3-state access space	Invalid	Enable	3	6
Area 7	pin wait mode 0				

#### Table 1.3 Register Settings

Register	Address	Setting
		7 0
ASTCR (Access state control register)	H'FC	1 1 1 1 1 1 0 0
		7 0
WCER (Wait state control enable register)	H'38	0 0 1 1 1 0 0 0
		7 0
WCR	H'F9	

# RENESAS

Produc	ct	H8/300H	Q&A No.		QA3	300H-009A
Торіс		Receiving BREQ in Power-Down Mode	Э			
Questi	ion				C	Classification—H8/300H
	~ 7					Software
1. C	Can H	$\overline{BREQ}$ be received in sleep mode?				Registers
2. 0	Can <del>I</del>	BREQ be received in hardware/softwar	e standby m	ode?	0	Bus controller
						Interrupts
						Resets
						Power-down mode
						Instructions
						Miscellaneous
						DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Answe	er				Re	lated Manuals
1. Y	Yes				Ма	nual Title
b	oring	both the hardware standby mode and s on-chip peripheral modules to a halt (i cannot be received.		•	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
Refere	ences				I	
		_				



Product	H8/300H	Q&A No.		QA3	300H-010A
Торіс	Maximum Wait Time After BREQ Inpu	t			
Question	estion			C	lassification—H8/300H
XX 71 1					Software
Why does	it take so long between $\overline{BREQ}$ input a	nd BACK of	itput?		Registers
				0	Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
<ol> <li>When mode</li> <li>When</li> </ol>	he BREQ request is held in the followin n DMAC (DMA controller) data is bein e or block transfer mode. n waits are inserted during accesses of When an instruction with a word-size with an 8-bit bus in pin wait mode 1: inserted wait states + wait states inser	ng transferre external add operand is e 1 bus cycle (	resses. xecuted 3 states +	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
References	<u>-</u>				



Product	H8/300H	Q&A No.	QA	300H-011A
Торіс	Interrupt Sampling	i		
Question			0	Classification—H8/300H
** 71				Software
When are	external interrupts (NMI, IRQ	(n) sampled?		Registers
				Bus controller
			0	Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer			Re	lated Manuals
			-	anual Title
				her Technical cumentation
				cument Name
			Tir • <i>I</i> • <i>I</i> See Tir	e figure 18.17, Interrupt Input ning, in the following manual 48/3002 Hardware Manual 48/3003 Hardware Manual e figure 20.17, Interrupt Input ning, in the following manual 48/3042 Hardware Manual
			Re	lated Microcomputer chnical Q&A
			Tit	
				]
References	s			



Holding External Interrupts he IRQn interrupt requests held if they iE (IRQ enable) bit of the IER (IRQ ena ols external interrupts (IRQn), is cleare RQn interrupt requests held if they are rupts are masked with the I and UI bits of register)?	able register d to 0? produced w	), which hen	0	Classification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions	
E (IRQ enable) bit of the IER (IRQ ena ols external interrupts (IRQn), is cleare RQn interrupt requests held if they are upts are masked with the I and UI bits of	able register d to 0? produced w	), which hen		Software Registers Bus controller Interrupts Resets Power-down mode Instructions	
E (IRQ enable) bit of the IER (IRQ ena ols external interrupts (IRQn), is cleare RQn interrupt requests held if they are upts are masked with the I and UI bits of	able register d to 0? produced w	), which hen	0	Registers Bus controller Interrupts Resets Power-down mode Instructions	
E (IRQ enable) bit of the IER (IRQ ena ols external interrupts (IRQn), is cleare RQn interrupt requests held if they are upts are masked with the I and UI bits of	able register d to 0? produced w	), which hen	0	Bus controller Interrupts Resets Power-down mode Instructions	
ols external interrupts (IRQn), is cleare RQn interrupt requests held if they are rupts are masked with the I and UI bits	d to 0? produced w	hen	0	Interrupts Resets Power-down mode Instructions	
RQn interrupt requests held if they are upts are masked with the I and UI bits	produced w		0	Resets Power-down mode Instructions	
upts are masked with the I and UI bits				Power-down mode Instructions	
-	of the CCR	(condition		Instructions	
register)?					
				Miscellaneous	
				DMA controller	
				ITU	
				Watchdog timer	
				SCI	
				A/D converter	
				I/O ports	
			Re	lated Manuals	
set to 1, an interrupt is requested. The IRQn software. Yes. As in the above case, IRQnF is not affe and UI bits. When the IRQnE and IRQnF bi		state of the I	Other Technical Documentation           Document Name           See figure 5.2, IRQ Interrupt Block Diagram, in the following manuals:           • H8/3002 Hardware Manual           • H8/3003 Hardware Manual           • H8/3042 Group Hardware Manual		
				lated Microcomputer chnical Q&A	
			Titl	le	
5					
	er) drives the IRQn pin, the IRQnF (IR status register) is set to 1. This is not a RQnE bit. When the IRQnE bit is set to 1, an interrupt is requested. The IRQnI are. As in the above case, IRQnF is not affe II bits. When the IRQnE and IRQnF bi upt mask is cleared, the interrupt is acc	ter) drives the IRQn pin, the IRQnF (IRQn flag) of status register) is set to 1. This is not affected by the RQnE bit. When the IRQnE bit is set to 1 while the 1, an interrupt is requested. The IRQnF bit can be are. As in the above case, IRQnF is not affected by the so II bits. When the IRQnE and IRQnF bits are set to upt mask is cleared, the interrupt is accepted.	As in the above case, IRQnF is not affected by the state of the I JI bits. When the IRQnE and IRQnF bits are set to 1 and the upt mask is cleared, the interrupt is accepted.	When the signal specified by the ISCR (IRQ sense control ter) drives the IRQn pin, the IRQnF (IRQn flag) of the ISR status register) is set to 1. This is not affected by the state of RQnE bit. When the IRQnE bit is set to 1 while the IRQnF is 1, an interrupt is requested. The IRQnF bit can be cleared with are. As in the above case, IRQnF is not affected by the state of the I II bits. When the IRQnE and IRQnF bits are set to 1 and the upt mask is cleared, the interrupt is accepted.	



Product	H8/300H	Q&A No.		QA3	00H-013A
Торіс	Receiving NMIs During NMI Processin	g			
Question				С	lassification—H8/300H
16 4h - NIN			Software		
	I has the highest priority and is always				Registers
routine is	ccepted if it is generated while the NMI	i interrupt pi	ocessing		Bus controller
Toutile is	running :			0	Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
If another	NMI is generated while an NMI interro	int processi	a routino is	Ма	nual Title
	nat interrupt request is accepted superir			Do Do Rel	ner Technical cumentation cument Name ated Microcomputer chnical Q&A e
References	5				



Product	H8/300H	Q&A No.		QA3	300H-014A
Торіс	Edge Rise and Fall Times for Interrupt	Pins			
Question				C	lassification—H8/300H
When an a	edge trigger is used for an external inter	rrupt what	ro the		Software
	owed rise and fall times of the edge?	irupi, wilai a	iie iiie		Registers
iongest an	lowed fise and fair times of the edge.				Bus controller
				0	Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	e than one edge will be detected interna xternal pin signal, so multiple interrupt			Do	her Technical cumentation cument Name
				Re Teo Tit	lated Microcomputer chnical Q&A
					<u> </u>
References	s				
References	5				



Product	H8/300H Q	&A No.		QA3	00H-015A
Горіс	Disable Timing for Interrupts				
Question				C	lassification—H8/300H
1. Are	interments disabled the instant that the paris	nhoral ma	dulo's		Software
	interrupts disabled the instant that the perip rupt enable bit is cleared to 0?	pherai nic	dule s		Registers
inter	rupt enable bit is cleared to 0?				Bus controller
2. Whe	n the interrupt enable bit of the IER (IRQ of	enable re	gister) is	0	Interrupts
clear	ed to 0, are interrupt instantly disabled?				Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
2. Inter enab gene requ since bit. I	est is accepted after the instruction comple rupts are disabled after the instruction that le bit to 0 finishes executing. When an inte- rated while the zeroing instruction is execu- est is not accepted after the instruction con the request signal is cleared simultaneous However, since the IRQn flag is held, the n le bit is set to 1, that interrupt is accepted.	c cleared t errupt req uting, tha npletes its sly with the ext time	he interrupt uest is interrupt e execution he enable	Do Do See Ger Cor man • H • H • H • H • Re	ner Technical cumentation cument Name section 5.5.1, Interrupt heration and Disable itention, in the following nuals: 8/3002 Hardware Manual 8/3003 Hardware Manual 8/3042 Group Hardware fanual ated Microcomputer chnical Q&A
				Titl	e
					o see section 1.3.2, ding External Interrupts

# RENESAS

Product	H8/300H	Q&A No.		QA3	300H-016A	
Торіс	Exception Processing After a Reset					
Question	Classification—H8/300					
<b>•</b> • <i>·</i>		•			Software	
Are interr	apts ever generated immediately following resets?			Registers		
					Bus controller	
				0	Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
				Other Technical Documentation		
				Document Name         See section 4.2.3, Interrupts         After a Reset, in the following         manuals:         • H8/3002 Hardware Manual         • H8/3003 Hardware Manual         • H8/3042 Group Hardware         Manual         Related Microcomputer		
				Teo	chnical Q&A	
				Tit	e	



e two interrupt priority rupt controller? e values set in IPRA a	levels be used to make		Classification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports	
rupt controller?	levels be used to make	effective	SoftwareRegistersBus controllerInterruptsResetsPower-down modeInstructionsMiscellaneousDMA controllerITUWatchdog timerSCIA/D converter	
rupt controller?	levels be used to make		Registers         Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter	
rupt controller?			Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter	
-			Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter	
a valuas sat in IDD 4 sa			Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter	
a valuas sat in IDD 4 sa			Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter	
a valuas sat in IDD 4 sa			Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter	
a valuas sat in IDD 4 sa			Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter	
a valuas sat in IDD 4 sa			DMA controller ITU Watchdog timer SCI A/D converter	
a valuas sat in IDD 4 s			ITU Watchdog timer SCI A/D converter	
a valuas sat in IDD 4 as			Watchdog timer SCI A/D converter	
a values sat in IDD 4 as			SCI A/D converter	
a values sat in IDD 4 av			A/D converter	
a valuas sat in IDD 4 as				
a valuas sat in IDD A			I/O porto	
e values set in IDD A			1/O ports	
a values set in IDD A		R	elated Manuals	
R0 / @IPRA, R0 R0	Saves content of R0 Saves IPRA value		Other Technical Documentation Document Name	
	Sets the new IFRA value			
#H'BF, CCR :	Clears the UI bit		lated Miana	
	Reverts to the saved IPI	RA value	elated Microcomputer chnical Q&A	
	Reverts to the saved R0		tle	
Figure 1.4 San	nple Program			
Figure 1.4 San	nple Program			
	R0 R0	R0       Saves content of R0         R0       Saves content of R0         Ø       @IPRA, R0         R0       Saves IPRA value         R0       Saves IPRA value         R0       Clears the UI bit         R0       R0         R0       R0	R0       Saves content of R0         Ø       @IPRA, R0         R0       Saves IPRA value         R0       Sets the new IPRA value to NEW         Ø       #NEW, R0         Ø       Clears the UI bit         Image: Brown of the saved IPRA value       Reverts to the saved IPRA value         Ø       R0         R0       Reverts to the saved R0 value	


Product	H8/300H	Q&A No.	QA300H-017A-2
Торіс	Using the Interrupt Controller		
Answer			

1. Procedure for setting interrupt priority:

a. Set the UE (user bit enable) bit of the SYSCR (system control register) to 0, the I bit (interrupt mask) of the CCR (condition code register) to 1, and the CCR's UI (user bit/interrupt mask) bit to 0. In this state, only NMIs and priority 1 interrupt sources are accepted.

- b. Set the interrupt priorities for each interrupt source on the user end.
- c. Perform the following processing during the interrupt processing routines. Following the interrupt priorities set by the user, interrupts of priorities lower than the interrupt in question are masked by writing a 0 to the appropriate bits in IPRA and IPRB.
- 2. Figure 1.5 shows the processing procedures when the interrupt priorities set by the user are as shown in table 1.4.

#### Table 1.4 Interrupt Priorities

Interrupt Source	User-Set Priorities		Initial IPRA, IPRB Settings
Timer 1	5	Highest	1
Timer 2	4	<b>A</b>	1
SCI 1	3		1
Timer 3	2		1
Timer 4	1	*	1
SCI 2	0	Lowest	1





Product	H8/300H	Q&A No.		QA:	300H-018A
Торіс	Receiving an External IRQ1 After Retu	urning From I	Hardware Stand	lby N	lode
Question				C	Classification—H8/300H
In the here	ware standby mode. I get the IPO1 pir	to low and	than laft tha		Software
	lware standby mode, I set the IRQ1 pir standby mode. Will interrupts be accep				Registers
	pin remains low?		ming white		Bus controller
uic ittq1	Jui remains low :			0	Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
hardware and IRQ1 0). Therea	will not be accepted immediately after standby mode. This initializes the IER becomes disabled (the IRQ1E (IRQ1 e fter, if the IRQ1E bit of the IER is set t R enable interrupts, interrupts will be a	(IRQ enable enable) bit of to 1 and the 3	register) the IER =	Ot Do Do Sea Af ma • H • H • H • M Re	her Technical ocumentation cument Name e section 4.2.3, Interrupts ter a Reset, in the following inuals: H8/3002 Hardware Manual H8/3003 Hardware Manual H8/30042 Group Hardware Manual Hated Microcomputer chnical Q&A le
References	2				



Product	H8/300H	Q&A No.		QA3	800H-019A
Торіс	Interrupt Priority Within Groups				
Question				C	lassification—H8/300H
1. When	n external interrupts occur simultaneou	alu within a	ound with		Software
	ame priority (for example, IRQ4 to IRQ	•	•		Registers
the sa	ane priority (for example, IKQ4 to IKC	( <i>i</i> ) which ha	is priority?		Bus controller
2. When	n an IRQ4 interrupt occurs during an IF	RQ7 interrup	t processing	0	Interrupts
routin	ne, what happens? (Does IRQ4 wait or	does IRQ4 j	processing		Resets
take j	priority?)				Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
2. The I mask the C proce in the	5 > IRQ6 > IRQ7. RQ7 is accepted first. After it is accept ed. When the I (interrupt mask) and UI CR (condition code register) are enable essing routine, IRQ4 to IRQ7 can be ac e IRQ7 processing routine, the IRQ4 is the IRQ7 processing routine.	l (interrupt n ed during the cepted. Whe	nask) bits of e IRQ7 en not enabled	Do Do See Add Ran • H • H • H • H • H	her Technical cumentation cument Name table 5.3, Interrupt Factors, Vecto Iresses, and Interrupt Priority king (1), in the following manual 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware fanual lated Microcomputer chnical Q&A
References	5				



	H8/300H	Q&A No.	QA3	00H-020A
Торіс	Interrupts When the Bus Is Released			
Question			С	lassification—H8/300H
Are interr	upts that occur when the bus is released	d hald?		Software
Are men	upts that occur when the bus is released	a neia :		Registers
				Bus controller
			0	Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Inswer			Re	ated Manuals
				ner Technical cumentation
				cument Name
			Re Tec	ated Microcomputer chnical Q&A
			Rel Tec Titl	chnical Q&A
Reference			Tec	chnical Q&A

Product	H8/300H	Q&A No.		QA3	800H-021A
Горіс	NMI Sampling Timing and Receivi	ng After Reset			
Question				С	lassification—H8/300H
			-		Software
After rese	t, when does sampling of the NMI	signal begin?	-		Registers
					Bus controller
			-		Interrupts
				0	Resets
			-		Power-down mode
			-		Instructions
			-		Miscellaneous
					DMA controller
					ITU
			-		Watchdog timer
			-		SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
φ		Reset clear		Do	ner Technical cumentation cument Name
RES —		sampling		Rel	lated Microcomputer chnical Q&A
				Titl	
	NMI not sampled	NMI sampl	ed		
Fig	gure 1.6 NMI Sampling Timing and	Receiving After	Reset		
Fig	gure 1.6 NMI Sampling Timing and	· .			



	H8/300H	Q&A No.		QA	300H-022A
Торіс	Initializing SP After Reset				
Question				C	lassification—H8/300H
W/1	4 - SD (-+	.1:1 :			Software
a reset?	the SP (stack pointer) have to be initia	unzed immed	natery after		Registers
a leset?					Bus controller
					Interrupts
				0	Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	ectly on return. This can cause run-awa lize the SP immediately after a reset.	ay operation.	To avoid	Do Do	her Technical cumentation cument Name e section 4.2.3, Interrupts
				Aft ma • <i>H</i> • <i>H</i> • <i>H</i>	ter a Reset, in the following nuals: 48/3002 Hardware Manual
				Aft ma • H • H • H M Re	ter a Reset, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware
				Aft ma • H • H • H M Re	ter a Reset, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A
				Aff ma • H • H • H M Re Teo	ter a Reset, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A



State During Power-On Reset do I need to pay attention to duri on reset, set the device to an ope MD0 to MD2) and keep the STB he \$\u03c6 output data is undefined unt	rating mode Y pin high. 4	that uses	Softwar Registe Bus cor Interrup Resets Power-o Instruct Miscella DMA co ITU	down mode ions aneous ontroller log timer hverter ts nuals
on reset, set the device to an ope MD0 to MD2) and keep the STB	rating mode Y pin high. 4	that uses	Softwar Registe Bus cor Interrup Resets Power-o Instruct Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Mar	re ers ntroller ots down mode ions aneous ontroller log timer nverter ts nuals
on reset, set the device to an ope MD0 to MD2) and keep the STB	rating mode Y pin high. 4	that uses	Registe Bus cor Interrup Resets Power-( Instruct Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Ma	down mode ions aneous ontroller log timer hverter ts nuals
on reset, set the device to an ope MD0 to MD2) and keep the STB	rating mode Y pin high. 4	that uses	Bus cor Interrup Resets Power-o Instruct Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Ma	ntroller ots down mode tions aneous ontroller log timer nverter ts nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Interrup Resets Power-o Instruct Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Mar	down mode ions aneous ontroller log timer nverter ts nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Resets     Power-(     Instruct     Miscella     DMA cc     ITU     Watchd     SCI     A/D cor     I/O port      Related Mar	down mode ions aneous ontroller log timer nverter ts nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Power-o Instruct Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Ma	down mode iions aneous ontroller log timer nverter is nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Instruct Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Ma	ions aneous ontroller log timer nverter is nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Miscella DMA co ITU Watchd SCI A/D cor I/O port Related Ma	aneous ontroller log timer nverter is nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	DMA co ITU Watchd SCI A/D cor I/O port Related Ma	log timer hverter ts nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	ITU Watchd SCI A/D cor I/O port	log timer nverter is nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Watchd SCI A/D cor I/O port Related Mar	nverter ts nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	SCI A/D cor I/O port Related Mar	nverter ts nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	A/D cor I/O port	nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	I/O port	nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses	Related Ma	nuals
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses		
MD0 to MD2) and keep the $\overline{\text{STB}}$	Y pin high.	that uses — Also	Manual Title	e
			Other Techi Documenta	tion
		( 1 - -	Operating M the following • H8/3002 H • H8/3003 H • H8/3042 G Manual Related Mic Technica	lardware Manua lardware Manua Group Hardware crocomputer
			Title	
				Document See section 3 Operating M the following • H8/3002 H • H8/3042 C Manual



Product	H8/300H	Q&A No.	QA3	300H-024A
Торіс	RESO Pin Output From RES Pin Input	t		
Question			C	lassification—H8/300H
X71 ( 1		1 \0		Software
what is th	e $\overline{\text{RESO}}$ pin state for reset state ( $\overline{\text{RES}}$ =	= IOW)?		Registers
				Bus controller
				Interrupts
			0	Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer			Re	lated Manuals
	t output (RESO = low).		Do Do Re	ner Technical cumentation cument Name lated Microcomputer chnical Q&A
References	5			



Question         Is there any proble         directly to the RES         directly to the RES         Answer         Yes. When a WDT         input directly to th         at that moment and         initialized. This fo         the RES input spee         cannot be satisfied         point cannot be gut	ting RES and RESO Pins n with taking RESO pin low pin? (watchdog timer) overflow e RES pin, a reset caused by everything internal to the I cibly disables the RESO ou t <sub>RESW</sub> (RES pin pulse widt and the operation of the H8	causes RESC RES pin inpu SI, including tput as well, r th) minimum o	b output to be at is triggered the WDT, is neaning that of 10 $t_{cyc}$	0 	Classification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Iated Manuals mual Title
Is there any proble directly to the RES Answer Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	watchdog timer) overflow RES pin, a reset caused by everything internal to the I cibly disables the RESO ou t <sub>RESW</sub> (RES pin pulse widt	causes RESC RES pin inpu SI, including tput as well, r th) minimum o	b output to be at is triggered the WDT, is neaning that of 10 $t_{cyc}$	0 	Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Iated Manuals
Answer Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	watchdog timer) overflow RES pin, a reset caused by everything internal to the I cibly disables the RESO ou t <sub>RESW</sub> (RES pin pulse widt	causes RESC RES pin inpu SI, including tput as well, r th) minimum o	b output to be at is triggered the WDT, is neaning that of 10 $t_{cyc}$	Re	Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals
Answer Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	watchdog timer) overflow RES pin, a reset caused by everything internal to the I cibly disables the RESO ou t <sub>RESW</sub> (RES pin pulse widt	causes RESC RES pin inpu SI, including tput as well, r th) minimum o	b output to be at is triggered the WDT, is neaning that of 10 $t_{cyc}$	Re	Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals
Answer Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	(watchdog timer) overflow $\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>	Re	Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>	Re	Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Nated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>	Re	Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Iated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Iated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Iated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		DMA controller ITU Watchdog timer SCI A/D converter I/O ports Iated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		ITU Watchdog timer SCI A/D converter I/O ports lated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		Watchdog timer SCI A/D converter I/O ports Iated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		SCI A/D converter I/O ports lated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		A/D converter I/O ports lated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		I/O ports lated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		lated Manuals
Yes. When a WDT input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>		
input directly to th at that moment and initialized. This fo the RES input spec cannot be satisfied point cannot be gu	$\overline{\text{RES}}$ pin, a reset caused by everything internal to the I cibly disables the $\overline{\text{RESO}}$ ou $t_{\text{RESW}}$ ( $\overline{\text{RES}}$ pin pulse widt	RES pin input SI, including tput as well, r th) minimum o	the WDT, is neaning that of 10 t <sub>cyc</sub>	Ma	nual Title
1.7.)	tranteed. A buffer thus need out does not find its way to t	ls to be inserte	ed to ensure	Do	her Technical cumentation cument Name
RES -	RESO H8/300H	RES	External		lated Microcomputer chnical Q&A le
	ure 1.7 Connecting RES and	·	<sub>O</sub> reset		<u></u>
References					



Product	H8/300H	Q&A No.		QA3	300H-026A
Торіс	Cautions for Reset Input	I			
Question				C	lassification—H8/300H
4 .1					Software
Are there	any cautions for reset input?				Registers
					Bus controller
					Interrupts
				0	Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when reset exception processing begins	ns when the power operating. When a If these condition	it goes high		
on and at thereafter,	ned, it must be low for at least 20 r least 10 system clock cycles when	ns when the power operating. When a If these condition	er is turned it goes high		her Technical cumentation
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when reset exception processing begins	ns when the power operating. When a If these condition	er is turned it goes high	Do	
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when reset exception processing begins	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H	cumentation
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when reset exception processing begins	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H • H • M Re	cumentation cument Name e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when reset exception processing begins	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H • H • M Re	cumentation cument Name e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when reset exception processing begins	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H • H M Re Tec	cumentation cument Name e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A
on and at thereafter,	hed, it must be low for at least 20 r least 10 system clock cycles when , reset exception processing begins operation thereafter cannot be gua	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H • H M Re Tec	cumentation cument Name e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A
on and at thereafter, satisfied, o	hed, it must be low for at least 20 r least 10 system clock cycles when , reset exception processing begins operation thereafter cannot be gua	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H • H M Re Tec	cumentation cument Name e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A
on and at thereafter, satisfied, o	hed, it must be low for at least 20 r least 10 system clock cycles when , reset exception processing begins operation thereafter cannot be gua	ns when the power operating. When a If these condition	er is turned it goes high	Do Do Sec Sec ma • H • H • H M Re Tec	cumentation cument Name e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A



Product	H8/300H	Q&A No.		QA3	300H-027A
Торіс	Executing Instructions When Switching	g to Hardwar	e Standby Mod	e	
Question				C	lassification—H8/300H
		CERT :			Software
	pens to executing instructions when the	STBY pin g	goes low		Registers
and the ha	rdware standby mode is entered?				Bus controller
					Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
				<u> </u>	A/D converter
					I/O ports
Answer				Re	lated Manuals
				See to I the • H See to I the • H M Re	cument Name e section 17.5.1, Transition Hardware Standby Mode, i following manuals: <i>18/3002 Hardware Manual</i> <i>18/3003 Hardware Manual</i> e section 19.5.1, Transition Hardware Standby Mode, i following manual: <i>18/3042 Group Hardware</i> <i>Manual</i> lated Microcomputer chnical Q&A le
References	5				



Product	H8/300H	Q&A No.		QA3	800H-028A
Торіс	Mode Pins During Hardware Standby	Mode			
Question				C	lassification—H8/300H
What han	pens when the mode pins (MD2 to MD	()) are chang	ad in		Software
	standby mode?	() are change	jeu m		Registers
naruware	standby mode :				Bus controller
					Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
				Do	ner Technical cumentation cument Name
				Re Teo	lated Microcomputer chnical Q&A
				Tit	e
References	5				



Product	H8/300H	Q&A No.		QA3	800H-029A
Торіс	Returning From Hardware Standby Mo	ode			
Question				C	lassification—H8/300H
		CITED V			Software
	at the $\overline{\text{RES}}$ pin has to be kept low and the				Registers
	turn from hardware standby mode, but l is changed to high does the $\overline{\text{RES}}$ pin h				Bus controller
STBT pin	is changed to high does the KES plit h	ave to be to	N :		Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
			-	Do           Do           See           Mo           • H           • H           • H	her Technical cumentation cument Name Appendix E, Hardware Standb de Transition (Return Timing), following manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware fanual
	Figure 1.8 Standby Release T	iming			lated Microcomputer chnical Q&A
References	5				



Topic       Interrupt Sampling and Receiving in Sleep Mode         Question       Classification—H8/3001         1. When are external interrupts sampled during sleep mode?       Software         2. How many states after an interrupt is sampled is sleep mode cleared?       Pregisters         2. How many states after an interrupt is sampled is sleep mode cleared?       Pregisters         3. How many states after an interrupt is sampled is sleep mode cleared?       Pregisters         4. Maxeer       Resets         0       Power-down mode instructions         1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.       Related Manuals         2. Sleep mode       6 states       Other Technical Documentation         0       Sleep mode       6 states         0       1       2       4         0       1       2       4         1       1       2       4         0       1       2       4         0       1       2       4         0       1       2       4         0       1       2       4         0       1       2       4         0       1       2       4         0       1	Product	H8/300H	Q&A No.		QA3	00H-030A
<ul> <li>When are external interrupts sampled during sleep mode?</li> <li>How many states after an interrupt is sampled is sleep mode cleared?</li> <li>How many states after an interrupt is sampled is sleep mode cleared?</li> <li>Bus controller</li> <li>Resets</li> <li>Power-down mode instructions</li> <li>Miscellaneous</li> <li>DMA controller</li> <li>ITU</li> <li>Watchdog timer</li> <li>SCI</li> <li>AD converter</li> <li>VO ports</li> <li>Related Manuals</li> <li>Manual Title</li> <li>Sleep mode 6 states after the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states after the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states after the interrupt is sampled. (See figure 1.9.)</li> <li>Cher Technical Document Name</li> <li>Pelated Microcomputer Technical O&amp;A</li> <li>Tite</li> </ul>	Торіс	Interrupt Sampling and Receiving in Sl	eep Mode	1		
<ul> <li>When are external interrupts sampled during sleep mode?</li> <li>How many states after an interrupt is sampled is sleep mode cleared?</li> <li>Registers</li> <li>Bus controller</li> <li>Interrupts</li> <li>Resets</li> <li>O Power-down mode instructions</li> <li>Miscellaneous</li> <li>DMA controller</li> <li>ITU</li> <li>Watchdog timer</li> <li>SCI</li> <li>A/D converter</li> <li>VO ports</li> <li>Related Manuals</li> <li>Manual Title</li> <li>Sleep mode</li> <li>6 states</li> <li>(D15 to D0)</li> <li>Interrupt</li> <li>Sleep mode</li> <li>6 states</li> <li>(D15 to D0)</li> <li>Interrupt</li> <li>Sleep mode</li> <li>6 states</li> <li>(D15 to D0)</li> <li>Interrupt</li> <li>request signal</li> <li>1: SP-2</li> <li>SP-4</li> <li>3.4: Interrupt vector address</li> <li>5: 6: Saved PC and saved CCR</li> <li>7, 8: Interrupt vector address</li> <li>5: 6: Saved PC and saved CCR</li> <li>7, 8: Interrupt processing routine start address (contents of vector address)</li> </ul>	Question				C	lassification—H8/300H
<ul> <li>How many states after an interrupt is sampled is sleep mode cleared?</li> <li>How many states after an interrupt is sampled is sleep mode cleared?</li> <li>Bus controller</li> <li>Bus controller</li> <li>Resets</li> <li>Power-down mode</li> <li>Instructions</li> <li>Miscellaneous</li> <li>DMA controller</li> <li>ITU</li> <li>Watchdog timer</li> <li>SCI</li> <li>A/D converter</li> <li>VO ports</li> <li>Related Manuals</li> <li>Manual Title</li> <li>Cher Technical</li> <li>Document Name</li> <li>Related Microcomputer</li> <li>Technical</li> <li>Document Name</li> <li>Related Microcomputer</li> <li>Technical</li> <li>Document Name</li> <li>Related Microcomputer</li> <li>Technical</li> <li>Seep mode</li> <li>6 states</li> <li>(D15 to D0)</li> <li>Interrupt</li> <li>request signal</li> <li>Seep Cand saved CCR</li> <li>Stevel PC and saved CCR</li> </ul>	1 W/h		1	- 0		Software
<ul> <li>List and y bases and an interrupt is sampled is steep indee</li> <li>cleared?</li> <li>Interrupts</li> <li>Resets</li> <li>Power-down mode</li> <li>Instructions</li> <li>Miscellaneous</li> <li>DMA controller</li> <li>ITU</li> <li>Watchdog timer</li> <li>SCI</li> <li>A/D converter</li> <li>I/O ports</li> <li>Related Manuals</li> <li>Manual Title</li> <li>Steep mode</li> <li>6 states</li> <li>Gep mode</li> <li>6 states</li> <li>1 SP-2</li> <li>2: SP-4</li> <li>3: 4: Interrupt vector address</li> <li>5: 6: Saved PC and saved CCR</li> <li>7: 8: Interrupt vector address</li> <li>5: 6: Saved PC and saved CCR</li> </ul>	1. when	i are external interrupts sampled during	g sleep mode	3?		Registers
Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Related Manuals Manual Title Related Manuals Manual Title Other Technical Documentation Document Name Related Microcomputer Technical Document Name Related Microcomputer Technical Document Name Related Microcomputer Technical Comment Name Related Microcomputer Technical Document Name Related Microcomputer Technical Name Name Related Microcomputer Technical Name	2. How	many states after an interrupt is sample	ed is sleep n	node		Bus controller
<ul> <li>Power-down mode <ul> <li>Instructions</li> <li>Miscellaneous</li> <li>DMA controller</li> <li>ITU</li> <li>Watchdog timer</li> <li>SCI</li> <li>A/D converter</li> <li>I/O ports</li> </ul> </li> <li>Answer <ul> <li>Asser</li> </ul> </li> <li>Assumpting is the same as during program execution. Sampling occurs at every fall of the system clock.</li> </ul> <li>Sleep mode 6 states after the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states of 6 states of 7 (8)</li> <li>Cother Technical Documentation</li> <li>Document Name</li> <li>Related Microcomputer Technical Q&amp;A</li> <li>Title</li> Related Microcomputer Technical Q&A Title Title Related Microcomputer Technical Q&A Title Title Related Microcomputer Technical Q&A Title Related Microcomputer Technical Q&A Title Network signal 1 : SP-2 2: SP-4 3. 4: Interrupt vector address 5. 6: Saved PC and saved CCR 7. 8: Interrupt processing routine start address (contents of vector address)	clear	ed?				Interrupts
Answer       Instructions         1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.       Related Manuals         2. Sleep mode 6 states after the interrupt is sampled. (See figure 1.9.)       Other Technical Document Name         Sleep mode 6 states of the truth of the system clock.       Other Technical Document Name         Image: Sleep mode 6 states of the truth of the system clock.       Title         Sleep mode 6 states of the truth of the system clock.       Other Technical Document Name         Image: Sleep mode 6 states of the truth of the system clock.       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Other Technical Document Name         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title         Image: Sleep mode 7 states after the interrupt is sampled. (See figure 1.9.)       Title						Resets
Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals         Manual Title         Related Manuals         Manual Title         Other Technical Documentation         Document Name         +         +         Address bus         -         Address bus         -         -         Address bus         -         -         Address bus         - <t< td=""><th></th><td></td><td></td><th></th><td>0</td><td>Power-down mode</td></t<>					0	Power-down mode
DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals         Manual Title         Other Technical Documentation         Document Name            • 0         Address bus         Address bus         Interrupt request signal         1: SP-2         2: SP-4         3: 4: Interrupt vector address         5: 6: Saved PC and saved CCR         7. 8: Interrupt vector address         5: 6: Saved PC and saved CCR         7. 8: Interrupt vector address						Instructions
ITU       Watchdog timer         SCI       A/D converter         I/O ports       Related Manuals         Answer       Related Manuals         1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.       Related Manuals         2. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)       Other Technical Documentation         Sleep mode       6 states       1       2       3       4         Address bus       1       2       3       4       Related Microcomputer Technical Document Name         Interrupt request signal       5       6       7       8       Title         1: SP-2       2: SP-4       3, 4: Interrupt vector address       5       6: Saved PC and saved CCR       Title         1: SP-2       7, 8: Interrupt vector address       5       6: Saved PC and saved CCR       7       8						Miscellaneous
Watchdog timer         SCI         A/D converter         I/O ports         Answer         1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.         2. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)         Other Technical Document Name         Address bus         0 ther Technical Document Name         Pata bus       5         0 ther Technical Ca&A         1 terrupt         request signal         1 sp-2         2 SP-4         3, 4: Interrupt vector address         5, 6: Saved PC and saved CCR         7, 8: Interrupt vector address         5, 6: Saved PC and saved CCR         7, 8: Interrupt processing routine start address (contents of vector address)						DMA controller
Answer  Answer  1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.  2. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)  Cher Technical Document Name  Cher Technical Document Name  Related Microcomputer Technical Q&A  Title  Related Microcomputer Technical Q&A  Title  Related Microcomputer Technical Q&A  Title						ITU
Answer						Watchdog timer
I/O ports         Answer         1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.         2. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)         Other Technical Documentation         Sleep mode       6 states         0 ther Technical Documentation         Data bus       1 2 3 4 4         Data bus       5 6 7 8         (D15 to D0)       6 5 6 7 8         Interrupt       7 8         request signal       1 2 3 4 4         1: SP-2       2: SP-4         3. 4: Interrupt vector address       5 6 Saved PC and saved CCR         7, 8: Interrupt processing routine start address (contents of vector address)						SCI
Answer 1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock. 2. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.) Other Technical Document Name Address bus (D15 to D0) Interrupt request signal 1: SP-2 2: SP-4 3, 4: Interrupt vector address 5, 6: Saved PC and saved CCR 7, 8: Interrupt processing routine start address (contents of vector address)						A/D converter
<ul> <li>Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.</li> <li>Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt 1 for the interrupt request signal 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt 7 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt 2 for the interrupt is sampled. (See figure 1.9.)</li> <li>Related Microcomputer 7 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.)</li> <li>Sleep mode 6 states 4 for the interrupt is sampled. (See figure 1.9.</li></ul>						I/O ports
<ul> <li>1. Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.</li> <li>2. Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)</li> <li>Other Technical Documentation</li> <li>Document Name</li> <li>Address bus</li> <li>Addre</li></ul>	Answer				Re	ated Manuals
Sleep mode       6 states         0       0         Address bus       1         2       3         Data bus       5         (D15 to D0)       6         Interrupt       7         request signal       7         1: SP-2       2: SP-4         3, 4: Interrupt vector address         5, 6: Saved PC and saved CCR         7, 8: Interrupt processing routine start address (contents of vector address)			rupt is samp	oled. (See	Otł	ner Technical
Address bus <u>1 2 3 4</u> Data bus <u>5 6 7 8</u> (D15 to D0) Interrupt request signal <u>1 1 2 3 4</u> Becament Name Related Microcomputer Technical Q&A Title 1: SP-2 2: SP-4 3, 4: Interrupt vector address 5, 6: Saved PC and saved CCR 7, 8: Interrupt processing routine start address (contents of vector address)						
Figure 1.9 Timing of Clearing Sleep Mode by Interrupt	Addre Da (D1 In request 1: SP-2 2: SP-4 3, 4: Int 5, 6: Sa 7, 8: Int Note: F		ntents of vect	or address) , stack is	Rel Tec	ated Microcomputer chnical Q&A



Product	H8/300H	Q&A No.		QA3	300H-031A
opic	Execution Time in Software Stand	by Mode			
Question				C	lassification—H8/300H
	· · · · · · · · · · · · · · · · ·	1 6 6	11 1		Software
	y states are needed to transition to t	ne software star	aby mode		Registers
using a SL	LEEP instruction?				Bus controller
					Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
nswer				Re	lated Manuals
states. The	struction is in external 8-bit 3-state- e figure below shows the timing for n. (See figure 1.10.)			Do	ner Technical cumentation
	SLEEF instructio execution	on		Do	cument Name
	¢ _ L L L				lated Microcomputer chnical Q&A
	Internal data bus (16 bits)	4		Titl	le
	-2 EP instruction t instruction (not executed)				
	Figure 1.10 Sleep Instructi	<b>TU U</b>			



Product	H8/300H	Q&A No.	(	QA30	00H-032A-1
Торіс	Operation When an Interrupt is Request	ed During Exe	ecution or While	Fetch	ning a SLEEP Instruction
	the H8/300H CPU operate when an in instruction fetch or while a SLEEP inst				Iassification—H8/300HSoftwareRegistersBus controllerInterruptsResetsPower-down modeInstructionsMiscellaneousDMA controllerITUWatchdog timerSCIA/D converter
A. Durin starts beco the in B. Durin proce PC b instru	varies, depending on the time the inter low: ng SLEEP instruction fetch: The interru s after the previous instruction finishes mes the address of the SLEEP instruction therrupt service routine, the SLEEP inst ng SLEEP instruction execution (case I essing starts without going through the ecomes the address of the instruction a function. After returning from the interrup action after the SLEEP instruction execution (case I	upt exception executing. T on. After ret truction exec 1): Interrupt sleep state. T fter the SLE pt service ro	n processing he saved PC urning from tutes. exception The saved EP	Ma Oth Doo	I/O ports ated Manuals nual Title ner Technical cumentation cument Name ated Microcomputer
cance	ng SLEEP instruction execution (case 2 eled 6 states later and the interrupt serv e 1.11.) s	· •		Tec	e







Prod	uct	H8/300H	Q&A No.	QA300H-033A			
Торіс		Support for the DAA (DAS) Instruction	with the INC	(DEC) Instructi	ion		
Ques 1. 2.	The I but h The I	DAA instruction can be used with an ac ow about executing it after an INC inst DAS instruction can be used with a sub ow about executing it after an DEC ins	ruction exec tract instruc	utes? tion (SUB),	C	Classification—H8/300HSoftwareRegistersBus controllerInterruptsResetsPower-down modeInstructionsMiscellaneousDMA controllerITUWatchdog timerSCIA/D converter	
Answ 1. 2.	Exect instru- the re- incre- with Exect instru- the re- decree with	ution of a DAA instruction after execut action is not supported, since the C and esults of the operation after INC instruc- ment decimal data, execute a DAA inst the ADD instruction (ADD.B #1, Rd). ution of a DAS instruction after execut action is not supported, since the C and esults of the operation after DEC instru- ment decimal data, execute a DAS inst the ADD instruction (ADD .B #–1, Rd H flags (XORC #A0, CCR).	H flags do t extion executi truction after ion of an DF H flags do t ction execut truction after	not reflect on. To adding 1 EC not reflect ion. To adding -1	Ma Otil Do Do	I/O ports Iated Manuals Inual Title Inual	
	ences	eration is determined by the flag state.					



Product	H8/300H	Q&A No.		QA3	300H-034A
Торіс	BRA and BRN Instructions				
Question				C	lassification—H8/300H
1 1171			•		Software
	t is the difference between BRA (BT) a		so, what		Registers
does	it mean for the condition to be "True"?				Bus controller
2. Wha	t does it mean for the BRN (BF) condit	ion to be "Fa	alse"?		Interrupts
					Resets
					Power-down mode
				0	Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
• • • A co brand 2. A co	It can only branch in the range +127 by and +32767 bytes to -32768 bytes for a If the relative values of objects do not a be relocated. Execution states and instruction size ar Assembler format is different. ndition of True means that since this in ches, the branch condition is always Tru ndition of False means that since this ir ches, the branch condition is always Fat	d:16. change, the p re different. struction alw ue. astruction ne	orogram can /ays	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
Reference	<u>s</u>				



Product	H8/300H	Q&A No	-	QA3	300H-035A
Горіс	BRN Instruction				
Question				C	Classification—H8/300H
What Irin	d of instruction is DDN (DE)	9			Software
what kind	d of instruction is BRN (BF)	<i>!</i>			Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
				0	Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
nswer				-	lated Manuals
BRN is a instructio	J convenient instruction that r ns during debugging. It oper n, but its size and execution	ates the same as the l	NOP		
BRN is a instructio	ns during debugging. It oper	ates the same as the l	NOP	Ma	nual Title
BRN is a instructio instructio 1.5. Table 1.5	ns during debugging. It oper n, but its size and execution The BRN Instruction	ates the same as the l time differ as describ	NOP ed in table	Ma Oti Do	nual Title
BRN is a instructio instructio 1.5. Table 1.5 Instructio	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes)	ates the same as the l time differ as describ	NOP ed in table	Ma Oti Do	her Technical cumentation
BRN is a instructio instructio 1.5. Table 1.5 Instructio	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes)	ates the same as the litime differ as describ	NOP ed in table	Ma Oti Do	her Technical cumentation
BRN is a instructio instructio 1.5. Table 1.5 Instructio	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2	ates the same as the line differ as describ Instruction Executio	NOP ed in table	Ma Oti Do	her Technical cumentation
BRN is a instructio instructio 1.5. Table 1.5 Instructio BRN d:8 d:1 NOP Note: * For	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4	Instruction Execution 4* 6* 2*	NOP ed in table n Time (States)	Ma Otil Do Do	her Technical cumentation
BRN is a instructio instructio 1.5. Table 1.5 Instructio BRN d:8 d:1 NOP Note: * For	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp	Instruction Execution 4* 6* 2*	NOP ed in table n Time (States)	Ma Otil Do Do	her Technical cumentation cument Name
BRN is a instructio instructio 1.5. Table 1.5 Instructio BRN d:8 d:1 NOP Note: * For	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp	Instruction Execution 4* 6* 2*	NOP ed in table n Time (States)	Ma Otil Do Do	her Technical cumentation cument Name
BRN is a instructio instructio 1.5. Table 1.5 Instructio BRN d:8 d:1 NOP Note: * For	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp	Instruction Execution 4* 6* 2*	NOP ed in table n Time (States)	Ma Otil Do Do	her Technical cumentation cument Name
BRN is a instructio instructio 1.5. Table 1.5 Instructio BRN d:8 d:1 NOP Note: * For ch	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp ip ROM.	Instruction Execution 4* 6* 2*	NOP ed in table n Time (States)	Ma Otil Do Do	her Technical cumentation cument Name
BRN is a instructio instructio 1.5. Table 1.5 Instruction BRN d:8 d:7 NOP Note: * Fo ch	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp ip ROM.	Instruction Execution 4* 6* 2* bace or an instruction fe	NOP ed in table in Time (States)	Ma Otil Do Do	her Technical cumentation cument Name
BRN is a instructio instructio 1.5. Table 1.5 Instruction BRN d:8 d:7 NOP Note: * Fc ch	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp ip ROM.	Instruction Execution 4* 6* 2* bace or an instruction fe	NOP ed in table in Time (States)	Ma Otil Do Do	her Technical cumentation cument Name
BRN is a instructio instructio 1.5. Table 1.5 Instruction BRN d:8 d:7 NOP Note: * Fc ch	ns during debugging. It oper n, but its size and execution The BRN Instruction n Instruction Size (Bytes) 3 2 16 4 2 or a 16-bit bus/2-state access sp ip ROM.	Instruction Execution 4* 6* 2* bace or an instruction fe	NOP ed in table in Time (States)	Ma Otil Do Do	her Technical cumentation cument Name



	H8/300H	Q&A No.		QA3	300H-036A
Торіс	The SUBX Instruction	<b>I</b>			
Question				C	lassification—H8/300H
<b>W</b> 71	the CUDY is strengthered (and the other strengthered)				Software
	the SUBX instruction (subtraction the result of execution is 0?	with carry) pres	erve the Z		Registers
mag when	the result of excettion is of				Bus controller
					Interrupts
					Resets
					Power-down mode
				0	Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	911				ner Technical cumentation
	Reflected in Z flag -	B RmL, RnL		Do	cument Name
	Reflected in Z flag -	B RmL, RnL BX RmH, RnH		Do	
	Reflected in Z flag - SU Figure 1.12 Z Flag	BX RmH, RnH		Do	
	Reflected in Z flag ← SU	BX RmH, RnH	ds the result	Re	
	Reflected in Z flag - SU Figure 1.12 Z Flag SUBX instruction results in a 0, the	BX RmH, RnH	ds the result	Re	cument Name



Product	H8/300H	Q&A No.		QAS	300H-037A
Торіс	Odd Address Values During STC Instr	uction Execu	tion		
Question				C	Classification—H8/300H
33/1 ( 1 (1		<i>,.</i> .	. 1 1		Software
	e odd address value when an STC instruction of the state		ecuted and		Registers
the CCR s	tored in an (register indirect) even add	less?			Bus controller
					Interrupts
					Resets
					Power-down mode
				0	Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
Undefined	-			Ma	nual Title
				Do	her Technical cumentation cument Name
				Teo Tit	chnical Q&A
References	5			1	



Answer         1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.         2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.	Classification
<ol> <li>When an interrupt occurs during the execution of an EEPMOV instruction, what happens to that interrupt request?</li> <li>What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction?</li> <li>Answer</li> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	Software         Registers         Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals
<ul> <li>instruction, what happens to that interrupt request?</li> <li>2. What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction?</li> <li>Answer</li> <li>1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during the texecution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ul>	Registers         Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports
<ul> <li>instruction, what happens to that interrupt request?</li> <li>2. What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction?</li> <li>Answer</li> <li>1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during the texecution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ul>	Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals
<ol> <li>What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction?</li> <li>Answer</li> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Related Manuals
<ul> <li>Answer</li> <li>1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ul>	Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals
Answer         1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.         2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.	Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals
Answer         1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.         2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.	<ul> <li>Instructions</li> <li>Miscellaneous</li> <li>DMA controller</li> <li>ITU</li> <li>Watchdog timer</li> <li>SCI</li> <li>A/D converter</li> <li>I/O ports</li> <li>Related Manuals</li> </ul>
Answer         1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.         2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.	Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	DMA controller ITU Watchdog timer SCI A/D converter I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	ITU Watchdog timer SCI A/D converter I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	Watchdog timer SCI A/D converter I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	SCI A/D converter I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	A/D converter I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	I/O ports Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	Related Manuals
<ol> <li>When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>	
<ul> <li>instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ul>	Manual Title
	Other Technical Documentation         Document Name         See section 2.2.28 (items 1 and 2), EEPMOV, in the following manual:         • H8/300H Series Software Manual         Related Microcomputer Technical Q&A         Title



Product	H8/300H	Q&A No.		QA3	00H-039A
Торіс	The Difference Between EEPMOV.B a	nd EEPMO∖	.W		
Question What is th	e difference between EEPMOV.B and	EEPMOV.W	7?		lassification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter
instruction Size EEP! EEP! Enab EEP! EEP!	Fer data size of both the EEPMOV.B an ns is byte, but there are some difference of register that counts the transfer bytes MOV.B: Byte (maximum number of tra MOV.W: Word (maximum number of tr le/disable of interrupt acceptance: MOV.B: Accepted after instruction exec MOV.W: NMI alone is accepted after tr mpleted (all others held).	es, as describ s: insfer bytes i ransfer bytes cutes (all he	ed below. s 255). is 65535). d).	Mai Oth Doc See EEI • H Sc Rel	I/O ports ated Manuals nual Title  Technical cumentation cument Name section 2.2.28 (1), (2) PMOV 8/300H Series oftware Manual ated Microcomputer chnical Q&A e
References	5				



tions on Stack Operation rticular cautions about stack oper , the stack area is always accesse pointer is set to an odd number, n r POP instructions to stack. The i ined. It is initialized by the user.	ed by word on alfunctions	or longword. can result.	0 Re	Classification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Clated Manuals Sci Stated Manuals	
, the stack area is always accesse pointer is set to an odd number, n r POP instructions to stack. The i	ed by word on alfunctions	or longword. can result.	0 Re	Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
, the stack area is always accesse pointer is set to an odd number, n r POP instructions to stack. The i	ed by word on alfunctions	or longword. can result.	Re	Registers         Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports	
, the stack area is always accesse pointer is set to an odd number, n r POP instructions to stack. The i	ed by word on alfunctions	or longword. can result.	Re	Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Re	Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Re	Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter         I/O ports	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Re	Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Re	Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Re	Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Re	DMA controller ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.		ITU Watchdog timer SCI A/D converter I/O ports Hated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.		Watchdog timer SCI A/D converter I/O ports Plated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.		SCI A/D converter I/O ports lated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.		A/D converter I/O ports lated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.		I/O ports	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.		lated Manuals	
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.			
pointer is set to an odd number, n r POP instructions to stack. The	nalfunctions	can result.	Ма	anual Title	
			Do	her Technical ocumentation ocument Name	
			See section 2.4.4 Inicial CPU Resistor, section 2.5.2 Memory I Formats, in the following manua • H8/3002 Hardware Manua • H8/3042 Group Hardware Manual Related Microcomputer		
			Te	chnical Q&A	
			Tit	le	
				Do See Re: Fou • / • / • / • / • / • / • / • / • / • /	



Product	H8/300H	Q&A No.		QA3	00H-041A
Торіс	On-Chip Peripheral LSI Access When	the Bus Is R	eleased		
Question				С	lassification—H8/300H
a i					Software
	hal devices (bus master) access internal when the H8/300H CPU has released the transmission of transmission of the transmission of tra				Registers
device?	when the H8/300H CPU has released th	ne dus to an	external		Bus controller
uevice?					Interrupts
					Resets
					Power-down mode
					Instructions
				0	Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
NT T (	al registers cannot be accessed from ex			Ма	nual Title
				Do	ner Technical cumentation cument Name ated Microcomputer chnical Q&A
References	3				



Product	H8/300H	Q&A No.		QA3	300H-042A
Горіс	Areas That Can Be Used as ROM by t	he Vector Ta	ble		
Question				C	lassification—H8/300H
1 0					Software
	the empty areas of the vector table (rese	erved by sys	tem or		Registers
resei	rve) be used as ROM?				Bus controller
2. Can	the empty areas of the I/O registers be u	used as ROM	1?		Interrupts
					Resets
					Power-down mode
					Instructions
				0	Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
used	sed interrupt vector addresses on the vec. empty areas of the I/O registers cannot		n also be	Otl	ner Technical
2. 1110	empty areas of the 1 C registers cannot	ee used.			cumentation
				Do	cument Name
					lated Microcomputer chnical Q&A
				Tit	le



Product	H8/300H	Q&A No.		QA3	00H-043A
Торіс	Pin State During the Oscillation Settlin	g Time			
Question				С	lassification—H8/300H
W/leat and		4:	<b>G</b>		Software
	the pin states during oscillation settling ode is cleared?	time after t	ie software		Registers
standby II	lode is cleared?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
				0	Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
	as in the software standby mode.			Ma	nual Title
				Oth	ner Technical
					cumentation
				Do	cument Name
					ated Microcomputer chnical Q&A
				Titl	e
Deference					
References					



Product	Common	Q&A No.		QA30	00H-101-1
Торіс	Receiving DMAC Startup Requests				
Question				CI	assification—H8/300H
When a D	MA controller startup request occurs:				Software
	WA controller startup request occurs.				Registers
1. When	n is the request forced to wait?				Bus controller
					Interrupts
	e request accepted under the following			Resets	
1	During EEPMOV execution During read-modify-write instruction e	vocution			Power-down mode
	During DMAC cycle steal transfers.	execution			Instructions
	During Divirke eyele sear transfers.				Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rela	ated Manuals
accep prior chan	oller > DMAC > CPU. This means that oted when an external bus master or ref ity higher than the DMAC has the bus. nels have the priorities (for H8/3003) s est waits when a higher priority channe DMAC Channel Priority	ler with a MAC e 2.1, the	Doc	er Technical umentation ument Name	
	-				
Short Add		Priority			
Channel 0 Channel 0	B	Highest			
Channel 1 Channel 1	В				ated Microcomputer hnical Q&A
Channel 2 Channel 2		¥.		Title	)
Channel 3 / Channel 3		Lowest			
References	5				



	Common	Q&A No.	QA300H-101-2
opic	Receiving DMAC Startup F	Requests	
Answer			
Duri instr	ng read-modify-write instruc	ction execution, requests cle. During cycle steal t	een the read cycle and the write cycle. are accepted between the read cycle, transfers, requests are accepted if the ne current channel.
	─┘ BCLR, BNOT, BST and BIS		
1. BSET, 2. When	─┘ BCLR, BNOT, BST and BIS	described above, wait st	e instructions. ates may have been inserted by a CPU bus

RENESAS

**Requires 7 states** 

in the case shown Figure 2.1 Wait State Insertion

Rev. 2.00 Dec 13, 2004 page 48 of 92

REJ05B0521-0200

≱ DREQ

request

					300H-102
Горіс	Addresses During DMA Transfers				
Question				C	Classification—H8/300H
Decen't t	CDU aquas problems in DMAC anor	ation if it no	ada tha		Software
	ne CPU cause problems in DMAC opera emory address register) during DMA tra		aus me		Registers
wiz in (in	mory address register) during Dwirt da				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
as describ	eading of the top 16-bits of data and the ed in the manual. As a result, the value value. The timing at which the MAR is	read may di	iffer from		her Technical
inguie 2.2	-			Do	cumentation
2. Count 3. MAR	DMA cycle Td T <sub>1</sub> T <sub>2</sub> T <sub>1</sub> Transfer source Transfer source Transfer source. er updated at transfer source. er updated at transfer destination AR also updated at transfer source at 1' (dur	destination	Defers and	Re	Iated Microcomputer chnical Q&A
	the block transfer mode).	0			
	Figure 2.2 MAR Update Tim	ning			
Reference	6				

There should be no mistake in the value read so long as the bottom 16-bit (MARH, MARL) value is read with the MOV.W instruction.



Product	Common	Q&A No.		QA	300H-103
Торіс	TEND Signal Output Timing 1				
Question				C	lassification—H8/300H
	,,,				Software
Is the TEI	ND signal output at every byte/	word transfer?			Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
	sfers, it is low during the write sfer. It is not output at every by				ner Technical cumentation
	Final DMA cy	cle CPU cyc	e	Do	cument Name
	Address bus				
	RD				lated Microcomputer chnical Q&A
	HWR, LWR			Titl	е
	TEND				
	Figure 2.3 TENI	D Output			
Reference	S				

## RENESAS

Product	Common		Q&A No.	QA	300H-104
Торіс	TEND Signal Output	Fiming 2			
Question				C	lassification—H8/300H
	· · · · <del></del> ·				Software
At what ti	ming is the $\overline{\text{TEND}}$ sign	al output?			Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
	Address bus	I DMA cycle T <sub>2</sub> T <sub>1</sub> T <sub>2</sub>	CPU cy(	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A e
	Figure 2.4 <b>T</b>	END Output Timi	ing		
Reference	8				



Product	Common	Q&A No.		QA:	300H-105	
Торіс	The Relationship Between the D	MAC's DTE and D	TIE Bits			
Question				С	lassification—H8/300H	
When the	DTIE (data transfer interrupt enal	ble) bit is 1 and th	e DTE (data		Software	
	able) bit is then cleared to 0, the				Registers	
	is requested of the CPU. Bus controller					
-	DMA transfer end interrupts occu	r continuously as	shown in		Interrupts	
	e 2.5?	ii continuousiy, as	SHOWII III		Resets	
Ű	what can be done to keep interru	pts from occurring	o?		Power-down mode	
,	-	-			Instructions	
		), DTIE = 1			Miscellaneous	
	DMA interrupt process	ing		0	DMA controller	
					ITU	
	Holds the values DTE = 0, DTIE = 1				Watchdog timer	
		,			SCI	
	RTE				A/D converter	
	Figure 2.5 Continuous Interrupts	from DTE and DT	TIE		I/O ports	
Answer				Rel	ated Manuals	
1. Yes.	interrupts will occur continuously			Ma	nual Title	
alway instru	E = 0 and DTIE = 1 (enabling into ys be produced. To prevent this, so action can be used), or clear the D action can be used).	et DTE to 1 (the H	BSET	Dod	er Technical cumentation cument Name ated Microcomputer hnical Q&A e	
References	5					



Product	Common	Q&A No.		QA300H-106
Торіс	DMAC Startup			
Question				Classification—H8/300H
W/h are 4h a	DMAC :			Software
	DMAC is started up with an ITU comp ens if the I (interrupt mask) and UI (us	-	-	Registers
	condition code register) are masked?		pt mask) of	Bus controller
ule CCK (	condition code register) are masked?			Interrupts
				Resets
				Power-down mode
			-	Instructions
				Miscellaneous
				O DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer				Related Manuals
-	selected as DMAC startup sources are errupt mask bits (I and UI bits). (See fi		by the	Manual Title
Peri Flag f compa match the lif	or		CPU	Other Technical Documentation Document Name Related Microcomputer Technical Q&A Title
References				
	→ nterrupt is disabled with an interrupt end C startup request or the CPU.	nable bit in a	module, interru	ipts will not occur for either



Product	Common	Q&A No.		QA	300H-107
Торіс	The DMAC and Timer Interrupts				
Question				C	lassification—H8/300H
XX/1 (1		4 1 1 4 TT	чт ·		Software
	DMAC startup source has compare-ma produced to the CPU of the ITU?	atched the 11	U, is an		Registers
interrupt p	foduced to the CPU of the ITU?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
simultaneo	ously generate an interrupt to the CPU.				cumentation cument Name
				Teo	lated Microcomputer chnical Q&A
				Tit	
References	5				


Product	Common	Q&A No.		QA	300H-108		
Торіс	Operation After a DMAC End Interrup	t Is Generate	d 1				
Question				C	lassification—H8/300H		
<b>X</b> 71 (1		0 1 1 1 1 5			Software		
	transfer count register becomes H'000 n end interrupt is generated:	0 while the L	DMAC 18 1n		Registers		
use and a	r end interrupt is generated.				Bus controller		
1. Whe	n is the next transfer request accepted?				Interrupts		
<b>•</b> • •				Resets			
2. Are t ignor	ransfer requests generated before the I	JMA transfe	r starts		Power-down mode		
Ignoi					Instructions		
					Miscellaneous		
				0	DMA controller		
					ITU		
					Watchdog timer		
					SCI		
					A/D converter		
					I/O ports		
Answer				Re	lated Manuals		
2. When reque hardy	fer is disabled. To do another transfer, s ter during the end interrupt routine and n the startup request is an internal inter ested when the DTE bit is 0. For more ware manual. When the startup request hored if it is an edge.	then set the trupt, a CPU information,	DTE bit to 1. interrupt is see the	Other Technical Documentation         Document Name         See section 8.6, Cautions or Use, in the following manua • H8/3002 Hardware Manu • H8/3003 Hardware Manu • H8/3042 Group Hardware Manual         Related Microcomputer Technical Q&A			
				Tit	le		
Reference	5						



Product	Common	Q&A No.		QA	300H-109
Торіс	Operation After a DMAC End Interrupt	Is Generate	d 2		
Question When the	transfer count register becomes H'0000 e transfer ends, when is the transfer end	) while the I	DMAC is in		Classification—H8/300H Software Registers Bus controller Interrupts Resets Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter
released.	transfer ends, an interrupt request is ger When the CPU captures the bus, the tra I after the executing instruction ends. (S	nsfer end in	errupt is		I/O ports
Trans	CPU cycle ↓ Final DMA transfer cycle ↓ fer end t signal	pr si CPU DM	xception ocessing arted by AC transfer d interrupt	Do Do	ner Technical cumentation cument Name
	Figure 2.7 Timing at DMAC End	Interrupt			chnical Q&A
References	5				



	DMA Transfers Started up by Serial T	ransfers			
Can more	4				
	4			C	lassification—H8/300H
		amony and L	Oswhan		Software
SCI and L	than 256 transfers be done between m MAC are used together to send and re		Os when		Registers
	WAC are used together to send and re				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	ated Manuals
				Do	ner Technical cumentation cument Name
				Tec	ated Microcomputer chnical Q&A
				Titl	e
References	5				



Product	Common	Q&A No.		QA	300H-111
Торіс	Time Until DMAC Startup by th	ne DREQ Pin			
Question				C	lassification—H8/300H
					Software
	states the minimum time to start	tup the DMAC from	the DREQ		Registers
pin?					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
				Do	her Technical cumentation cument Name lated Microcomputer chnical Q&A
References	s				



roduct	Common	Q&A No.		QA:	300H-112
opic	Reverse Operation in the DMA Repeat Mode				
uestion				С	lassification—H8/300H
1. 1. 1. 1. 1.	le te mener e DMA termefen th				Software
	do to pause a DMA transfer th in the opposite direction?	at uses repeat mode	and then		Registers
start it up	in the opposite direction?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
nswer				Rel	ated Manuals
DM hal	AC red $MAR = MAR - 2$ ETCRH = i - 1	TE = 0 $\geq 2 *$ MAR = MAR + (ET ETCRH = ETCF TE = 1		Doo	cumentation cument Name ated Microcomputer hnical Q&A e



Product	Common	Q&A No.		QA	300H-113
Торіс	Use of Dual-Function Pins				
Question				C	lassification—H8/300H
When the	DMAC is used under the following con	nditions car	the		Software
	dual-function pin be used as a $\overline{CS}$ out		luic		Registers
TEND/CO		Jul.			Bus controller
	s: Full-address transfer mode, external	request (low	level input		Interrupts
from DRE	$\overline{Q}$ pin) for the startup source.				Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
				Do	ner Technical cumentation
				See foll • <i>E</i>	cument Name e section 9, I/O Ports, in the owing manual: 18/3003 Hardware Manual lated Microcomputer
					chnical Q&A
				Tit	e
References	5			1	



Prod	luct	Common	Q&A No.		QA	300H-114
Торі	c	I/O Ports and the DREQ Pin				
Que	stion				C	Classification—H8/300H
1		-h	1:4 - f 4h - D7			Software
1.		should the DTE (data transfer enable) fer control register) be set to use pins th				Registers
		$\overline{Q}$ pins and I/O ports as I/O ports?	lat ale useu	bour as		Bus controller
	DRE	Q pins and 1/O ports as 1/O ports:				Interrupts
2.	How	should dual-function pins be set for us	e as DREQ	pins?		Resets
						Power-down mode
						Instructions
						Miscellaneous
					0	DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Ans	ver				Re	lated Manuals
1.	They	can be used as I/O ports without regard	d to the DTI	bit	Ма	nual Title
2.	direct	e dual-function pins as $\overline{\text{DREQ}}$ pins, cle tion register) of affected ports to 0. Wh output is detected as $\overline{\text{DREQ}}$ input.				her Technical
						cumentation
					Do	cument Name
					Re Te	lated Microcomputer chnical Q&A
					Tit	le
		1				
<u>kete</u>	rences					



Product	Common Q&A No.	QA	A300H-115
Торіс	PWM Mode and Interrupts		
Question		(	Classification—H8/300H
<b>XX</b> /1 (1			Software
	ITU is used in the PWM mode and interrupts are enabled		Registers
	to clear the IMFB (input capture/compare match flag F		Bus controller
	er status register) to 0 within the interrupt processing ro B automatically cleared when an IMIB interrupt is gen		Interrupts
is the livir	B automatically cleared when an INIB interrupt is gen		Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
		0	ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
Answer		Re	lated Manuals
Addre	$\phi \underbrace{\begin{array}{c} T_1 \\ \bullet \end{array}}^{T_1} \\ ss \end{array} \underbrace{\begin{array}{c} T_2 \\ \bullet \end{array}}^{T_2} \\ T_3 \\ \bullet \end{array} \underbrace{\begin{array}{c} T_3 \\ \bullet \end{array}}^{T_3} \\ TSR address \end{array} \underbrace{\begin{array}{c} T_3 \\ \bullet \end{array}}^{T_3} \\ TSR address \end{array} \underbrace{\begin{array}{c} T_3 \\ \bullet \end{array}}^{T_3} \\ TSR address \end{array} \underbrace{\begin{array}{c} T_3 \\ \bullet \end{array}}^{T_3} \\ TSR address \end{array} \underbrace{\begin{array}{c} T_3 \\ \bullet \end{array}}^{T_3} \\ TSR address \end{array} \underbrace{\begin{array}{c} T_3 \\ \bullet \end{array}}^{T_3} \\ TSR address \end{array} \underbrace{\begin{array}{c} T_3 \\ TSR address \end{array}}$	Do	her Technical ocumentation ocument Name
11	лғ	Те	elated Microcomputer chnical Q&A
	Flag cleared	Tit	le
	Figure 2.9 IMFB Flag		
References	5		



Product	Common	Q&A No.		QA	300H-116
Торіс	Clearing the Counters				
Question				C	Classification—H8/300H
How do I	clear the ITU counter using software?				Software
HOW UO I	clear the 110 counter using software?				Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
			[		DMA controller
			[	0	ITU
			ſ		Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
value is no	ot cleared by rewriting the TSTR (times	r start registe	er). - - -	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
References	5		L		



Product	Common	Q&A No.		QA	300H-117
Торіс	Pulse Output From the ITU				
Question				C	lassification—H8/300H
		( 10)	. <b>1</b>		Software
	get a specific number of pulses output	(say, 10) and	then stop		Registers
the pulse of	Sulput?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
				0	ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
nswer				Re	lated Manuals
end in up 10 opera addre 2. When TCLI (x). V comp H8/30 funct the b	n other timers can be used: Output puls K pin (clock input pin) and events cour When the timer (x) compare register rea bare match interrupt is generated and th 00H, TIOCA0/TCLKC and TIOCB0/T ion pins. For this reason, no extra wirin oard to output pulses from channel 0 an	nsfer is aimoses not affect ress, transfer es are input ated by anoth aches a coun e ITU stops. CLKD are con ng needs to b	ed at starting t CPU destination to the ter timer to f 10, a On the ual- e added on	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
	KD as input pins. n using software: Generate compare ma	atch interrun	ts each time		
and c	count with the interrupt processing rout		as each thirt		
References	5				



	Common	Q&A No.		QA	300H-118
Торіс	ITU Cascade Connections	1			
Question				C	lassification—H8/300H
Com	de server d'angles d'al 1991 to				Software
Can casca	de connections be used with the ITU?				Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
				0	ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
figure 2.1				Do	ner Technical cumentation
(syste	ф m clock)			Do	cument Name
	D/TCLKC				
	D/TCLKD				
	/ \	mpling			lated Microcomputer
	/ \			Teo	chnical Q&A
TIOCBO       When the off the chi	Sa	ning or TIOCB0/ CLKD sampl	e the		chnical Q&A
TIOCBO When the off the chi	Figure 2.10 ITU Count Tin re is no wiring from TIOCA0/TCLKC ip and the load is light, TCLKC and TO	ning or TIOCB0/ CLKD sampl	e the	Teo	chnical Q&A



Product	Common	Q&A No.		QA	300H-119
Торіс	Setting the ITU's PWM Output				
Question	Classification—H8/30				
<b>W</b> /le are 41e a	ITII:		(time 1/O		Software
	ITU is used in PWM mode, how shou gister) be set?	la the HOR	(timer I/O		Registers
control le	gister) be set?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
				0	ITU
					Watchdog timer
					SCI
				<u> </u>	A/D converter
					I/O ports
Answer				Re	lated Manuals
				Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
References	5				







Product	Common		Q&A No.		QA300H-120-2			
Торіс	ITU Output an	d Port Output						
Answer								
2. Whe	n a compare mat	changed to ITU output, tch signal is generated a e changes. (See figure 2	at the point v		the change is output.			
	Case 1							
	TIOCB output, port output	Output becomes high at ITU toggle output		<u>}</u>	High output before set for port output			
ITU output I/O port output ITU output Port output set to Set to ITU toggle								



Figure 2.12 ITU Output and Port Output (A)

### References

- 1. When the ITU was started after a reset, the TIOCn output is low until the first compare match occurs.
- 2. When set to input capture and output is disabled, the output level changes when an input capture occurs.



Product	Common	Q&A No.		QA3	00H-121-1	
Торіс	ITU Settings					
Question				Classification—H8/300H		
Diagon ave	lain in datail the pulse width evals at	tings and m	vistor		Software	
	plain in detail the pulse width, cycle set or ITU pulse output as well as the relati				Registers	
clock.	a 110 puise output as well as the relation	onship to the	e internar		Bus controller	
CIOCK.					Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
				0	ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
wher width GRB Example: (n + 2	= n + 1 / N + 1 e GRA = n (set the counter value correct n - 1), and = N (set the counter value corresponding When the operating frequency is 10 M for the count is $\phi/2$ and GRB = 9, so the (with an N of 9): 1)/(9 + 1) = 0.5 t be set to 4. The exact timing is shown	Ing to the cy AHz, the inte o get a duty	cle – 1) ernal clock of 50%	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A	
References						





# RENESAS





Product	Common	Q&A No.		QA	300H-122
Торіс	Independent Operation of TCNT4 Usir	ng Reset-Syr	chronized PWM	/ Mo	de
Question				C	lassification—H8/300H
The menu	al states that "TCNT4 mins independen	tly" when no	sat		Software
	al states that "TCNT4 runs independen zed PWM mode is used. Do this mean			Registers         Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         O         ITU         Watchdog timer         SCI         A/D converter         I/O ports         Related Manuals         Manual Title	Registers
purposes?		it call be use			Bus controller
purposes.					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
				0	ITU
					Watchdog timer
					A/D converter
					I/O ports
Answer				Re	
only coun GRB4. Th	chronized PWM mode uses channels 3 ters and registers it uses are TCNT3, G is allows TCNT4 to be used independe o run it as an interval timer using coun	RA3, GRA4 ently. One w	, GRB3, and ay to use it	Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A
References	3			Titl	le



Product	Common	Q&A No.		QA	300H-123
Торіс	Halting the WDT's System Clock				
Question				C	Classification—H8/300H
When the	water algebra helted does the WDT	(watah dag ti	man) dataat		Software
abnormali	system clock is halted, does the WDT	(watchdog ti	mer) detect		Registers
abiiofillali	ties?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
				0	Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
33.71 (1	system clock of the entire LSI is halted			Ма	nual Title
				Do	her Technical cumentation cument Name
				Re Teo Tit	lated Microcomputer chnical Q&A le
References	3				



Product	Common	Q&A No.		QA	300H-124
Торіс	Using the RDR and TDR When the SC	I Is Not Beir	ig Used		
Question				C	Classification—H8/300H
W/h are the					Software
when the	SCI is not being used:				Registers
1. Can t	he RDR (receive data register) be used	as a data re	gister?		Bus controller
					Interrupts
2. Can t	he TDR (transmit data register)?				Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
V 1N				Ма	nual Title
Yes and N	0.				
1. The I regist	RDR cannot be used as a data register b ter.	ecause it is	a read-only		
2. The 7	TDR can be used as a data register.		·		her Technical cumentation
			-	Do	cument Name
				Re Teo	lated Microcomputer chnical Q&A
				Tit	le
	1				
References	5				



Product	Common	Q&A No.		QA	300H-125
Торіс	I/O Settings of Clock Pins for the SCI				
Question				0	Classification—H8/300H
3371 (1		1			Software
	SCI is being used, does the DDR (data or the SCK (serial clock) pin set the I/O				Registers
pin?	if the SCR (senar clock) phi set the 1/0	specificatio	ii ior tilat		Bus controller
pm.					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
				Do	her Technical cumentation cument Name
					lated Microcomputer chnical Q&A
				Tit	le
References	5				



Product	Common	Q&A No.		QA	300H-126
Торіс	Serial I/O Pin State				
Question				C	lassification—H8/300H
		1 1/0			Software
	g the dual-function pins that can be use $SC(k) = SC(k)$	•			Registers
	SCK) as SCI pins, I reset them as I/O p trol register) and SMR (serial mode re				Bus controller
	of the DDR (data direction register) pi				Interrupts
the values	of the DDR (data direction register) pr	ns when un	mappens:		Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
This mear	tion does not affect the contents of the as that in the case described above the I be being set as an SCI pin.			Do	ner Technical cumentation cument Name
Deferre				Re Teo Tit	lated Microcomputer chnical Q&A le
References	•				



Product	Common	Q&A No.		QA	300H-127
Торіс	Simultaneous Transmission and Rece	ption with the	SCI		
Question				0	Classification—H8/300H
<b>W</b> /h		:	1 1 1.		Software
	SCI is being used, can transmission us ultaneous with reception on the externa				Registers
occur sinn	unaneous with reception on the externa	II CIOCK (OI V	ice versa)?		Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				$\overline{0}$	SCI
					A/D converter
				-	I/O ports
nswer				Re	lated Manuals
				Do	her Technical ocumentation ocument Name
				Te	lated Microcomputer chnical Q&A
				Tit	
References	3			1	



Product	Common	Q&A No.		QA	300H-128
Торіс	RDRF				
Question				С	lassification—H8/300H
What har	pens if, when clearing the RDRF (recei	va data ragi	tor full) flag		Software
	R (serial status register) to 0 during SCI	-	-		Registers
	ly without first reading a 1?	reception, i	t is cleared		Bus controller
to o uncer	ly without first founding u 1.				Interrupts
					Resets
					Power-down mode
	-				Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
first read i cleared to is set to 1	be cleared. When the BCLR instruction n byte units, then the bit that correspon 0 and a write occurs, again in byte unit (RXI interrupt processing routine), the ar the RDRF flag.	nds to the RI ts. While the	ORF flag is RDRF flag	Oth Do Do	nual Title her Technical cumentation cument Name lated Microcomputer chnical Q&A le



Product	Common	Q&A No.		QA3	00H-129-1
Торіс	Setting for Asynchronous Transmission	on			
Question				C	lassification—H8/300H
					Software
-	nous transmission uses the SCI. How o				Registers
DMAC)?	re (i.e., using the data empty interrupt	(1 AI) dut no	t the		Bus controller
DMAC)?					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	ng the first byte with an interrupt proce	essing routin	e:		
TE =	- 0 (transfer counter) 1 (transfer enable)	essing routin	e:		her Technical
TE =	- 0 (transfer counter)	essing routin	2:	Do	cumentation
TE = TIE :	<ul><li>- 0 (transfer counter)</li><li>1 (transfer enable)</li><li>= 1 (empty interrupt enable)</li></ul>		2:	Do	
TE = TIE = 2. Settin	<ul> <li>0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> </ul>		2:	Do	cumentation
TE = TIE = 2. Settin Rn ←	<ul> <li>- 0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>= 1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> <li>- 1 (transfer counter)</li> </ul>		2:	Do	cumentation
$TE =$ $TIE =$ $2. SettinRn \leftarrow$ $TE =$	<ul> <li>0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> </ul>		2:	Do	cumentation
TE = $TIE =$ 2. Settin Rn $\leftarrow$ TE = First TDR	<ul> <li>- 0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>= 1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> <li>- 1 (transfer counter)</li> <li>1 (transfer enable)</li> </ul>			Do	cumentation
$TE =$ $TIE =$ $Rn \in$ $TE =$ $First$ $TDR$ $TIE =$	<ul> <li>0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> <li>1 (transfer counter)</li> <li>1 (transfer enable)</li> <li>byte set to TDR</li> <li>E cleared (transfer starts, TDRE = 1 at</li> <li>1 (empty interrupt enable)</li> </ul>	fter TDR $\rightarrow$	TSR	Do	cumentation cument Name lated Microcomputer chnical Q&A
$TE =$ $TIE =$ $Rn \in$ $TE =$ $First$ $TDR$ $TIE =$	<ul> <li>0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> <li>1 (transfer counter)</li> <li>1 (transfer enable)</li> <li>byte set to TDR</li> <li>E cleared (transfer starts, TDRE = 1 at</li> <li>1 (empty interrupt enable)</li> <li>ease, the TXI interrupt processing routi</li> </ul>	fter TDR $\rightarrow$	TSR	Do Do Re Teo	cumentation cument Name lated Microcomputer chnical Q&A
TE = TIE = 2. Settii Rn \u03c4 TE = First TDR TIE = In either c	<ul> <li>0 (transfer counter)</li> <li>1 (transfer enable)</li> <li>1 (empty interrupt enable)</li> <li>ng the first byte with the initialization:</li> <li>1 (transfer counter)</li> <li>1 (transfer enable)</li> <li>byte set to TDR</li> <li>E cleared (transfer starts, TDRE = 1 at</li> <li>1 (empty interrupt enable)</li> <li>ease, the TXI interrupt processing routi</li> </ul>	fter TDR $\rightarrow$	TSR	Do Do Re Teo	cumentation cument Name lated Microcomputer chnical Q&A









Product	Common	Q&A No.		QA300H-130-1
Торіс	How Data Is Transferred to the TDR			
Question				Classification—H8/300H
Are there	ways, when transferring transfer data lo	ocated in 16	-bit bus	Software
	ne SCI's transmit data register (TDR, le	Registers		
figure 2.1		Bus controller		
1. Trans	sfer using software?			Interrupts
2. Use t	he DMAC?			Resets
				Power-down mode
	H8/3003			Instructions
				Miscellaneous
•				DMA controller
Data tran			nsfer	ITU
	DMAC 16-bit	de	ita	Watchdog timer
				O SCI
	$\bigcup$			A/D converter
	Figure 2.18 Transferring Data to	the TDR		I/O ports
Answer				Related Manuals
on th trans	t bus spaces can be accessed in byte un e DRAM <u>1 byte at a time</u> and transfer i fer data stored in the transfer buffer, do 10000 10000 10010 10010 5te: Start address of transfer buffer 10000 Figure 2.19 Transfer Buff	t to the SCI as shown ir	's TDR. To figure 2.19.	Other Technical Documentation Document Name Related Microcomputer Technical Q&A Title
References	_			



(Word size transfers are impossible, since they start up the DMAC at every transmission of a byte.)

### References

The bus controller function can be used to enable word-sized transfers as shown in figure 2.20. For each read cycle (16-bit data), 2 consecutive write cycles of 8-bit data are necessary.



Rev. 2.00 Dec 13, 2004 page 82 of 92 REJ05B0521-0200



Product	Common	Q&A No.		QA30	00H-131A-1	
Торіс	Timing of Setting RDRF	I				
Question				С	lassification—H8/300H	
1 3371				Software		
	n data reception ends, the RDRF (receive SSR (serial status register) is set to 1.				Registers	
	chronous mode is the RDRF set?	At what poi	int in the		Bus controller	
async						
2. When	n is it set in clock-synchronous mode?				Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
				0	SCI	
					A/D converter	
					I/O ports	
Answer				Rel	ated Manuals	
1. The F	RDRF flag is set after the MSB data is			Ma	nual Title	
Basic o	data D7 Stop			Do	ner Technical cumentation cument Name	
Data sam	pling	↓				
R	DRF	-	Related Microcomputer Technical Q&A			
				Titl	e	
	When SCK clock source is the internal clock tates. When SCK clock source is an extern	nal clock, 3-4				
	Figure 2.21 8-Bit Data, 1 Sto	p Bit				
References						



Product	Common	Q&A No.	QA300H-131A-2
Торіс	Timing of Setting RDRF		
Answer			
2. The l 2.22.	e	received and	synchronization clock rises. (See figure





Product	Common	Q&A No.		QA300H-132A-1
Торіс	Timing of Setting TDRE			
empt point	n 8-bit data transmission ends, the TDF y) flag of the SSR (serial status register in the asynchronous mode is the TDR n is it set in clock-synchronous mode?	r) is set to 1.	-	Classification—H8/300H         Software         Registers         Bus controller         Interrupts         Resets         Power-down mode         Instructions         Miscellaneous         DMA controller         ITU         Watchdog timer         SCI         A/D converter
the TSR († 1. Asyn	E flag is set at different times when the transmit shift register) and when there is the chronous mode. (See figure 2.23.)	is not.		Related Manuals         Manual Title         Other Technical Documentation         Document Name
	it data Stop bit TDRE When SCK clock clock, 4 state. When SCK clock clock, 4-5 state. When SCK clock clock, 4-5 state. When SCK clock clock, 4-5 state.	source is the ex	ternal	Related Microcomputer Technical Q&A Title
References	3			







Rev. 2.00 Dec 13, 2004 page 86 of 92 REJ05B0521-0200

## RENESAS

Product	Common	Q&A No.		QA300H-133
Торіс	SCI Reception Errors			
Question				Classification—H8/300H
De esternin de de main contine decine e constinu como intermente contine				Software
By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status			Registers	
	s a receive error interrupt generated ag		latus	Bus controller
register), i	s a receive error interrupt generated ag	am.		Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				O SCI
				A/D converter
				I/O ports
Answer				Related Manuals
	e error flag is not automatically cleared			Manual Title
	ne (after executing the RTE instruction vill be generated again.	i), a receive	enor	Other Technical
				Documentation
				Document Name
				Related Microcomputer Technical Q&A
				Title
References	6			



Product	Common	Q&A No.		QA	300H-134
Торіс	Operating the SCI in External Clock M	ode			
Question				C	lassification—H8/300H
When the	When the SCI is operated in clock-synchronous external clock mode:		k mode:		Software
when the	SCI is operated in clock-synchronous e		k mode.		Registers
1. Does	1. Does the SCI start the next transmit operation if, after the				Bus controller
comp	eletion of 1 byte of data transmission, the	ne external c	lock is		Interrupts
	ed to the SCK pin before the H8/300H	CPU writes	to the TDR		Resets
(trans	smit data register)?				Power-down mode
2. What	happens after reception?				Instructions
2. willa	happens arter reception?				Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
The result	s are as follows:			Ма	nual Title
The result	s are as follows.				
until	smission does not start. The next transn the TDRE (transmit data register empty s register) is cleared to 0.				
	ption starts, however, an overrun error			Other Technical Documentation	
	F (receive data register full) of the SSF data is completely received.	t is cleared t	before the	Do	cument Name
					lated Microcomputer chnical Q&A
				110	
References	5				



Product	Common	Q&A No.		QA	300H-135
Торіс	System Clocks and SCK Phases				
Question				C	Classification—H8/300H
	Is the SCK (serial transfer clock) output synchronous to system clock ( $\phi$ )				Software
					Registers
rise or fall	.!				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	signal is output synchronous to system			Ma	nual Title
				Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A le
References	5				



Prod	luct	Common	Q&A No.		QA	300H-136	
Торі	c	Changing the A/D Mode and Channel	the A/D Mode and Channel During A/D Conversion				
Que	stion				C	lassification—H8/300H	
1			1			Software	
1.	How	do I switch the A/D conversion mode during A/D conversion?			Registers		
2.	How	do I change the selected channel durin	g A/D conve	ersion?		Bus controller	
		C .	6			Interrupts	
						Resets	
						Power-down mode	
						Instructions	
						Miscellaneous	
						DMA controller	
						ITU	
						Watchdog timer	
						SCI	
					0	A/D converter	
						I/O ports	
Ans	ver				Re	lated Manuals	
1.		ching the A/D conversion mode during			Ма	nual Title	
2.	Chan	ase conversion accuracy. We advise ag ging the selected channel during A/D c problem as switching the conversion n st it.	conversion c		Do Do Re	her Technical cumentation cument Name lated Microcomputer chnical Q&A	
Bef		itching the A/D conversion mode or ch e ADCSR (A/D control/status register).		elected channe	l, ch	eck the ADF (A/D end	



Product	Common		Q&A No.		QA300H-137
Торіс	Using General-F	Purpose Ports			
Question					Classification—H8/300H
а · ,	·· · · ·	Software			
	ctions that manipu designated an out	en a bit of	Registers		
the port is	designated an out	put port?			Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					O I/O ports
Answer					Related Manuals
the port da input port in using ir that have l	ata register (DR) a is read, the pin sta astructions that ma been designated in	utput port is read by re read, regardless of ate is read. This mear inipulate bits. When the put ports, however, the efined (pin state). (Se	f the pin state as there are r there are pin he DR value	e. When an to problems s in the port s of the	Manual Title Other Technical Documentation Document Name
	DDR contents Pin status	Output Input settings settings 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0		-	
	DR contents	10101010			Related Microcomputer
	Read DR	10101100			Technical Q&A
ins	DR contents after struction BCLR #7, @DR is executed Figure 2.27	Read DR Read pin values values 0 0 1 0 1 1 0 0	Change pin statu	U s with	Title
References	5				
The BSET	— Г, BCLR, BNOT, I	BST and BIST instru	ctions manip	oulate bits.	



Product	Common	Q&A No.		QA	300H-138
Торіс	Processing Ports When Not in Use				
Question				C	Classification—H8/300H
Howaha	-				Software
How sho	uld I process ports that are not in use?				Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
				0	I/O ports
Answer				Re	lated Manuals
1. Clea	$\vec{r}$ ar the DDR (data direction register) of L		1	Ма	nual Title
abou	put state and pull each pin up or down that $10 \text{ k}\Omega$ . dle input-only ports the same way.	with a resista	ince of		
					her Technical
					cumentation cument Name
				Re Te	lated Microcomputer chnical Q&A
				Tit	le
Reference					
Reference					
1					



# Renesas 16-Bit Single-Chip Microcomputer Application Note Technical Q&A H8/300H Series

Publication Date:	1st Edition, March 1995
	Rev.2.00, December 13, 2004
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852- 2265-6688, Fax: <852- 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com

# Technical Q&A H8/300H Series Application Note



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ05B0521-0200