To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}$, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1 ${ }^{\text {st }}, 2010$<br>Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. 

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# SH-DSP Software 

Application Note
SuperH RISC Engine

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## Preface

The SH-DSP is a CPU core belonging to the SuperH RISC engine family. It is a 32-bit RISC microcontroller based on the SH-2 CPU, optimized for signal processing performance, and incorporating a DSP unit.

These application notes contain example code that makes use of the special features of the SHDSP as well as explanations of how to utilize the hardware. It is hoped that these application notes will be of use to programmers designing applications that make use of the DSP functions.

Note that though the operation of the example code contained in these application notes has been verified, it is still necessary to confirm its operation when in an actual implementation.

For more information on the hardware, please refer to the hardware manual for the appropriate product.

Please feel free to contact Hitachi for detailed information on development systems.

## SH-DSP Code Samples

These application notes contain example code written to illustrate the special features of the SH DSP.

Figure 1 shows the format used for listings of source code in the application notes. The main program code is transferred to XRAM and the program is executed in XRAM. This format is compatible with the SH7612. When using other SH-DSP models, the following modifications and cautions apply:

- XRAM starting address setting
- Vector and stack pointer (YRAM ending address +1 byte) settings
- Usage of commands with other SH-DSP models
- Since space for the data used by the main program is reserved in XRAM or YRAM, changes to XRAM or YRAM address settings to match microcontroller used
; Branch to program starting address ;at transfer destination
Main program


Figure 1 Source Code Format

Rev. 1.0, 09/99, page vi of 7

## Contents

Section 1 Example of Calling Functions (DSP Library) from C Source Code ..... 1
1.1 ..... 1
1.2 Linking Assignments. ..... 2
1.2.1 "prglnk1.sub" Subcommand File for Linking ..... 2
1.2.2 "ini.bat" Batch File for Creating Absolute Files ..... 3
1.2.3 "vect.src" Vector Table for "dsplbr.c" Program, which Uses DSP Library ..... 3
1.3 Function Execution Process ..... 4
Section 2 X/Y Bus Data Access ..... 7
2.1 X Memory Read ..... 7
2.2 X Memory Write ..... 10
2.3 Y Memory Read ..... 14
2.4 Y Memory Write ..... 17
Section 3 16-bit Fixed-point Multiplication ..... 21
Section 4 Parallel Execution Instruction ..... 27
Section 5 Repeat Instruction ..... 33
Section 6 Examples of Arguments Passed Between CPU Instructions and DSP Instructions ..... 41
Section 7 32-bit Multiplication ..... 45
Section 8 ..... 59
Section 9 Matrix Operations ..... 75
Section 10 Inner Product ..... 83
Section 11 Square Root ..... 91
Section 12 Square Mean Error ..... 105
Section 13 Effects of DSP Instructions on Program Performance ..... 115

## Section 1 Example of Calling Functions (DSP Library) from C Source Code

### 1.1 C Source Code Employing Functions (DSP Library)

The example code below, "dsplbr.c," illustrates calling the "Mean" function in the DSP library (shdsplib.lib) from C source code.

```
/*
    <<SH-DSP Application Notes>>
        -- DSP library usage example --
        "dsplbr.c"
*/
#include "ensigdsp.h" /* Mean value definition */
#define N 6
    short dat[6]={45,61,516,3000,-974,10214}
            static short datx[N];
    #pragma section Y
            static short
    #pragma section ANS
        static short answer;
    #pragma section
main()
{
    short i,output[1];
    int src_x;
    for(i=0;i<N;i++)
        {
        datx[i] = dat[i]; /* Copy input data to XRAM */
        daty[i] = dat[i]; /* Copy input data to YRAM */
    /* select XRAM */
    *1
    Mean(output,datx,N,src_x);
    answer = output[0];
    while(1);
}
```

\#pragma section X
*1 Refer to 1.3 Function Execution Process for details.
(1) The format of the functions in the library shdsplib.lib are defined in the header file ensigndsp.h.
(2) To ensure efficient X bus data transfer with the DSP unit, it is necessary to place dat $\mathrm{X}[\mathrm{N}]$ in XRAM. Section X needs to be set when linking to addresses in XRAM. (See 1.2 Linking Assignments.)
(3) To ensure efficient Y bus data transfer with the DSP unit, it is necessary to place dat $\mathrm{Y}[\mathrm{N}]$ in YRAM. Section Y needs to be set when linking to addresses in XRAM. (See 1.2 Linking Assignments.)
(4) If srx_X $=1$, an area in XRAM is used for Mean function calculations. If srx_x $=0$, an area in YRAM is used.

### 1.2 Linking Assignments

When using the DSP library the utmost care must be taken to ensure that the section setting is correct. The example code dsplbr.c shown in section 1.1 has two sections, X and Y . If XRAM and YRAM address are not set for these sections, the functions' internal calculations cannot be performed correctly. These addresses are assigned in the subcommand file.

### 1.2.1 "prglnk1.sub" Subcommand File for Linking

```
INPUT vect,dsplbr
START BX(1000ff00),BANS (1000fff0),BY(1001e000)
LIBRARY shdsplib.lib
PRINT dsplbr.map
OUTPUT dsplbr.abs
FORM A
DEBUG
EXIT
```

(1) BX(1000ff00) assigns \#pragma section X (section X ) of dsplbr.c to address H'1000FF00. BY(1001e000) assigns \#pragma section Y (section Y) of dsplbr.c to address H'1001E000.
(2) This specifies shdsplib.lib, which includes the Mean function, as the library to be edited.

### 1.2.2 "ini.bat" Batch File for Creating Absolute Files

```
asmsh vect.src -cpu=shdsp -debug -lis
shc dsplbr.c -cpu=sh2 -lis -debug -include=ensigdsp.h
lnk -subcommand=prglnk1.sub
```


### 1.2.3 "vect.src" Vector Table for "dsplbr.c" Program, which Uses DSP Library



### 1.3 Function Execution Process

Excerpts from the example code dsplbr.c shown in section 1.1, and the assembler code resulting from the functions used, as shown below.


In table 1.1, the input data is arranged starting at address H'1000FF00. It is assumed that the data in RAM has been cleared to 0 . The data remains the same after the function is executed.

Table 1.1 Memory Map
XRAM Memory

| H'1000FF00 | 002D | 003D | 0204 | OBB8 |
| :--- | :--- | :--- | :--- | :--- |
| H'1000FF08 | FC32 | 27E6 | 0000 | 0000 |

Table 1.2 Function Execution Process

| Excerpt from dsplbr.c Code | Register Contents |
| :--- | :--- |
| Mean(output,datx,N,src_x); | Before execution: |
|  | R4=H'1001FFFC, R5=H'1000FF00, R6=6, R7=1 |
|  | After execution: |
|  | R4=H'1001FFFC, R5=H'1000FF0C, R6=6, R7=H' 10000 |

The function arguments are assigned the declaration sequence R4 to R7, so output=H'1001FFFC, datx $=H^{\prime} 1000$ FF00, $\mathrm{N}=6, \operatorname{src} \_\mathrm{x}=1$ is passed to the function. The calculation result is held in $@ \mathrm{R} 4$.


Table 1.3 C Source Code Execution Process (Process Inside Memory Map)

| Excerpt from dsplbr.c Code | YRAM Memory |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| answer = output[0]; | Before execution:      <br>  H'1001FF00 0000 0000 0000 0000 <br>   After execution:    <br>  H'1001FF00 0860 0000 0000 0000 |  |  |  |

The C source code then stores the function calculation result from @R4 in answer (H'1001FF0).
Table 1.4 Mean Function Calculation Result

| Input Value (decimal) | Input Value (hexadecimal) | Logical Value (decimal) | Logical Value (hexadecimal) | Output Value (hexadecimal) |
| :---: | :---: | :---: | :---: | :---: |
| 45 | H'2D | 2143.666667 | H'860 <br> (2144 calculated as a decimal value | H'860 |
| 61 | $\mathrm{H}^{\prime} 3 \mathrm{D}$ |  |  |  |
| 516 | $\mathrm{H}^{\prime} 204$ |  |  |  |
| 3000 | H'BB8 |  |  |  |
| -974 | H'FC32 |  |  |  |
| 10214 | H'27E6 |  |  |  |

## Section 2 X/Y Bus Data Access

### 2.1 X Memory Read

## Overview

The data from the XRAM_ADD address (H'1000FF00) and XRAM_ADD+2 address ( $\mathrm{H}^{\prime} 1000 \mathrm{FF} 02$ ) is transferred, respectively, to registers X 0 and X 1 .

## Description

Table 2.1 shows the types of X memory read instructions and the registers that can be used as operands. Data can be read from X memory using the commands listed in table 2.1.

When reading data from X memory the transfer data length is 16 bits, so the data is stored as the upper word of register X 0 or X 1 . When this happens, the lower word of register X 0 or X 1 is cleared to 0 . Processes (1) and (2) in the flowchart are illustrated below.

Table 2.1 X Memory Read Instruction Types

| X Memory Read <br> Instruction | Source Register <br> $(\mathbf{A x})$ | Destination Register <br> $(\mathbf{D x})$ | Index Register <br> $(\mathbf{I x})$ |
| :--- | :--- | :--- | :--- |
| MOVX.W @Ax,Dx | $R 4, R 5$ | $\mathrm{X}, \mathrm{X} 1$ | R 8 |
| MOVX.W @Ax+,Dx |  |  |  |
| MOVX.W @Ax+Ix,Dx |  |  |  |

Process (1)


## Process (2)



## Flowchart



## Main Program



## Data



### 2.2 X Memory Write

## Overview

The data from the XRAM_ADD1 address (H'1000FF00) and XRAM_ADD1+2 address (H'1000FF02) is transferred the XRAM_ADD2 address and XRAM_ADD2+2 address.

## Description

Table 2.2 shows the types of X memory write instructions and the registers that can be used as operands. Data can be written to X memory using the commands listed in table 2.2.

When writing data to X memory the transfer data length is 16 bits, so the upper word data from register A0 or A1, as specified by the instruction, is stored in X memory. When this happens, the guard bit and lower word of register A 0 or A 1 is ignored. The X memory write instructions can use only registers A0 and A1 as source registers (see Table 2.2 X Memory Write Instruction Types), so when transferring data to register A0 or A1, single data transfers with register A0 or A1 as the destination operand are used. Processes (1) and (2) in the flowchart are illustrated below.

Table 2.2 X Memory Write Instruction Types

| X Memory Write <br> Instruction | Source Register <br> (Da) | Destination Register <br> $(\mathbf{A x})$ | Index Register <br> $(\mathbf{I x})$ |
| :--- | :--- | :--- | :--- |
| MOVX.W | $\mathrm{Da}, @ \mathrm{Ax}$ | $\mathrm{A} 0, \mathrm{~A} 1$ | $\mathrm{R} 4, \mathrm{R} 5$ |
| MOVX.W | $\mathrm{Da}, @ \mathrm{Ax}+$ |  | R 8 |
| MOVX.W | $\mathrm{Da}, @ A x+\mathrm{lx}$ |  |  |

Process (1)


Process (2)



## Main Program

| ; * | X memory write |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| MAIN : | MOV. L | \# XRAM_ADD1, R2 | ; XRAM_ADD1 $->$ R2 register |
|  | MOV.L | \#XRAM_ADD2,R4 | ; XRAM_ADD2 -> R4 register |
|  | MOVS.W | $@ \mathrm{R} 2+, \mathrm{A} 0$ | ; (H'1000FF00) -> A0 register |
|  | MOVX.W | A0, @R4+ | ;A0 register data $->$ XRAM_ADD2 |
|  | MOVS.W | @R2, A1 | ; (H'1000FF00) -> A1 register |
|  | MOVX.W | A1, @R4 | ; A1 register data $\rightarrow$ XRAM_ADD2+2 |
| EXIT: | BRA | EXIT |  |
|  | NOP |  |  |
| MAIN_E | NOP |  |  |

## Data

```
; ***************************************************************
;* Data
;***************************************************************
    .SECTION XRAM,DATA,LOCATE=H'1000FFO0
XRAM_ADD1: .XDATA.W 0.5,0.25
XRAM_ADD2: .RES.W 2
```


### 2.3 Y Memory Read

## Overview

The data from the TRAM_ADD address (H'1001FF00) and YRAM_ADD+2 address (H'1001FF02) is transferred, respectively, to registers Y0 and Y1.

## Description

Table 2.3 shows the types of Y memory read instructions and the registers that can be used as operands. Data can be read from Y memory using the commands listed in table 2.3.

When reading data from Y memory the transfer data length is 16 bits, so the data is stored as the upper word of register Y0 or Y1. When this happens, the lower word of register Y0 or Y1 is cleared to 0 . Processes (1) and (2) in the flowchart are illustrated below.

Table 2.3 Y Memory Read Instruction Types

| Y Memory Read <br> Instruction | Source Register <br> $(A y)$ | Destination Register <br> (Dy) | Index Register <br> (ly) |
| :--- | :--- | :--- | :--- |
| MOVY.W @Ay,Dy | R6, R7 | Y0, Y1 | R9 |
| MOVY.W @Ay+,Dy |  |  |  |
| MOVY.W @Ay+ly,Dy |  |  |  |

Process (1)


## Process (2)



## Flowchart



## Main Program



## Data

```
;**********************************************************************
;* Data
;
    .SECTION YRAM,DATA,LOCATE=H'1001FF00
YRAM_ADD: .XDATA.W 0.5,0.25
```


### 2.4 Y Memory Write

## Overview

The data from the YRAM_ADD1 address (H'1001FF00) and YRAM_ADD1+2 address (H'1001FF02) is transferred the YRAM_ADD2 address and YRAM_ADD2+2 address.

## Description

Table 2.4 shows the types of Y memory write instructions and the registers that can be used as operands. Data can be written to Y memory using the commands listed in table 2.4.

When writing data to Y memory the transfer data length is 16 bits, so the upper word data from register A 0 or A 1 , as specified by the instruction, is stored in Y memory. When this happens, the guard bit and lower word of register A 0 or A 1 is ignored. The Y memory write instructions can use only registers A0 and A1 as source registers (see Table 2.4 Y Memory Write Instruction Types), so when transferring data to register A0 or A1, single data transfers with register A0 or A1 as the destination operand are used. Processes (1) and (2) in the flowchart are illustrated below.

Table 2.4 Y Memory Write Instruction Types

| Y Memory Write Instruction | Source Register (Da) | Destination Register $(A x)$ | Index Register (Ix) |
| :---: | :---: | :---: | :---: |
| MOVY.W Da,@Ax | A0, A1 | R6, R7 | R9 |
| MOVY.W Da,@Ax+ |  |  |  |
| MOVY.W Da,@Ax+lx |  |  |  |

Process (1)


Process (2)

*1 : Ignored

Flowchart


## Main Program

| ; ${ }^{\text {* }}$ |  | Y Memory Write |  |
| :---: | :---: | :---: | :---: |
| ; ********************************************************************** |  |  |  |
| MAIN : | MOV. L | \#YRAM_ADD1, R3 | ; YRAM_ADD1 $->$ R3 register |
|  | MOV.L | \#YRAM_ADD2, R6 | ; YRAM_ADD2 -> R6 register |
|  | MOVS.W | $@ \mathrm{R} 3+$, A0 | ; (H'1001FF00) -> A0 register |
|  | MOVX.W | A0, @R6+ | ; A0 register data $->$ YRAM_ADD2 |
|  | MOVS.W | @R3, A1 | ; (H'1001FF00) -> A1 register |
|  | MOVX.W | A1, @R6 | ; A1 register data $->$ YRAM_ADD2+2 |
| EXIT: | BRA | EXIT |  |
|  | NOP |  |  |
| MAIN_E | NOP |  |  |

## Data

| ; * | Data |  |
| :---: | :---: | :---: |
| ; *************************************************************** |  |  |
|  | . SECTION | ATA, LOCAI |
| YRAM_ADD1: | . XDATA.W | $0.5,0.25$ |
| YRAM_ADD2: | . RES.W | 2 |

## Section 3 16-bit Fixed-point Multiplication

## Overview

Multiplies the 16 -bit data at the XRAM-ADD address (H'1000FF000) and the 16 -bit data at the YRAM-ADD address (H'1001FF002). The result is stored at the ANS address (H'1001FF002).

## Description

1. Data Transfer

Transfer of the data from the XRAM-ADD address (H'1000FF000) and the YRAM-ADD address ( $\mathrm{H}^{\prime} 1001 \mathrm{FF} 002$ ) is performed using X bus data transfer and Y bus data transfer, as described in 2. X/Y Bus Data Access. In process (1) in the flowchart the XRAM and YRAM data is read simultaneously, but no contention occurs because the X bus and Y bus are independent of each other. The format is shown below.
The sequence is [ X bus data transfer] then [ Y bus data transfer]. If these are described in a single step, the instructions may be combined as either [X memory read] [Y memory write] or [ X memory write] [Y memory read].

Format: MOVX.W @R5,X1 MOVY.W @R7,Y1

## 2. Fixed-point Multiplication

The PMULS instruction is used to perform fixed-point multiplication in process (2) in the flowchart. The format is shown below. The fixed-point multiplication process is shown in figure 3.1. Only the upper word data from source 1 and source 2 is valid. For example, if the longword $\mathrm{H}^{\prime} 12345678$ was read from the source, the portion that would actually be multiplied would be H'1234.

Format: PMULS Se,Sf,Dg


Figure 3.1 Fixed-point Multiplication Process
3. Overflow

An overflow can occur during fixed-point multiplication only if the operation is $\mathrm{H}^{\prime} 8000(-1.0)$ $\times \mathrm{H}^{\prime} 8000(-1.0)$, in which case the calculation result is $\mathrm{H}^{\prime} 8000(-1.0)$. This can happen only when the destination register is a register other than A 0 or A 1 , both of which have guard bits. If the destination register is A 0 or A 1 , the result of the above calculation is the correct value of $H^{\prime} 008000000(1.0)$. Refer to table 3.1 for additional fixed-point multiplication execution examples.
Since the destination register used in the example main program is A0, no overflow problem occurs.

Table 3.1 Fixed-point Multiplication Execution Examples

| Operation Example | State of Operation Result | Destination Register | Operation Result |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{H}^{\prime} 4000(0.5) \times \\ & \mathrm{H}^{\prime} 2000(0.25) \end{aligned}$ | Positive | M0, M1 | H'1000 0000 (0.125) |
|  |  | A0, A1 | H'00 10000000 (0.125) |
| $\begin{aligned} & \text { H'0800 }(0.0625) \times \\ & \text { H'FC00 }(-0.03125) \end{aligned}$ | Negative | M0, M1 | H'FFC00 $0000\left(-1.95 \times 10^{-3}\right)$ |
|  |  | A0, A1 | H'FF FFC00 $0000\left(-1.95 \times 10^{-3}\right)$ |
| $\begin{aligned} & \hline \text { H'8000 (-1.0)× } \\ & \text { H' }^{\prime} 8000(-1.0) \end{aligned}$ | Overflow | M0, M1 | H'8000 0000 (-0.1) |
|  |  | A0, A1 | H'00 80000000 (1.0) |



## Main Program

```
;* 16-bit fixed-point multiplication routine
;*******************************************************************************************
MAIN: MOV.L #0,R4
    MOV.L #0,R6
    MOV.L #XRAM_ADD,R4
    MOV.L #YRAM_ADD,R6
    MOV.L #ANS,R7
                                MOVX.W @R4,X0 MOVY.W @R6,Y0
                PMULS X0,Y0,AO
;Clear register R4
    ;Clear register R6
    ; XRAM address -> register R4
;YRAM address -> register R6
;ANS address -> register R7
                                    ; XRAM and YRAM address data ->
                                    registers XO and YO
                                    ;16-bit fixed-point
                                    multiplication
                                    MOVY.W AO,@R7 ; Store multiplication result
EXIT: BRA EXIT
    NOP
MAIN_E: NOP
```


## Data

| ; | Data |  |
| :---: | :---: | :---: |
| ; *************************************************** |  |  |
|  | . SECTION | XRAM, DATA, LOCATE=H'1000F000 |
| XRAM_ADD: | . XDATA. K | 0.0625 |
|  | . SECTION YRAM, DATA, LOCATE=H'1001F000 |  |
| YRAM_ADD: | . XDATA. F | 0.03125 |
| ANS : | .RES.W | 1 |

## Section 4 Parallel Execution Instruction

## Overview

Four data values obtained sequentially from the XRAM-ADD address (H'1000FF000) and the YRAM-ADD address (H'1001FF000) are added and multiplied. The addition result is stored at the ANS1 address (H'1000FF004) and the multiplication result at the ANS2 address (H'1001FF004).

## Description

1. Structure of Parallel Execution Instruction

The parallel execution instruction is used to transfer data between a DSP register and X memory or Y memory at the same time a DSP operation is being executed. Table 4.1 shows the data transfer and DSP operation structure. The parallel execution instruction comprises a DSP operation portion and a data transfer portion. Table 4.2 lists format examples for the parallel execution instruction. The DSP operation portion is a single instruction like the regular PAND, PINC, and PSHA instructions. However, as shown in table 4.2, its has two-instruction structure the case of the PADD and PMULS instructions, or the PSUB and PMULS instructions. The data transfer portion consists of two instructions, one the data transfer instruction for X memory and the other the data transfer instruction for Y memory. Either one of these data transfer instructions may be used.

## Table 4.1 Data Transfer and DSP Operation Structure

(1)

| Type | Bus Used | Data Transfer Length | Parallel <br> Processing with DSP Operation | Parallel Processing of Data Transfers | Instructio n Length |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Double data transfer | $\begin{aligned} & X \text { bus } \\ & Y \text { bus } \end{aligned}$ | 16 bits | No | No: One or the other data transfer | 16 bits |
|  |  |  |  | Yes: Data transfer with $X$ memory and $Y$ memory at same time |  |
|  |  |  | Yes | No: One or the other data transfer | 32 bits |
|  |  |  |  | Yes: Data transfer with X memory and Y memory at same time |  |
| Single data transfer | C bus ${ }^{\text {a }}$ | 16 bits 32 bits | No |  | 16 bits |

[^0]Table 4.2 Parallel Execution Instruction Format Examples
DSP Operation Portion
Data Transfer Portion

| PADD | $\mathrm{X} 0, \mathrm{Y} 0, \mathrm{~A} 0$ | PMULS | X0,Y0,A1 | MOVX.W | A0,@R4 | MOVY.W | A1,@R6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSUB | $\mathrm{X} 1, \mathrm{Y} 1, \mathrm{~A} 1$ | PMULS | X0,Y1,A0 | MOVX.W | @R5, X1 | MOVY.W | @R7,Y1 |
| PADD | X0,Y0,A0 | PMULS | X0,Y0,A1 | MOVX.W | A0,@R4 |  |  |
| PINC | X0,Y0,A0 |  |  | MOVY.W | @R6,Y1 |  |  |
| PAND | X0,Y0,A0 |  |  | MOVX.W | A0,@R5 |  |  |
| PSHA | $\mathrm{X} 0, \mathrm{Y} 0, \mathrm{~A} 0$ |  |  | MOVX.W | @R4, X1 | MOVY.W | A1,@R7 |

2. Parallel Processing of Double Data Transfer and DSP Operation

Process (1) in the flowchart on the following page is double data transfer with no DSP operation instruction parallel processing, which is indicated as (1) in table 4.1, and processes (2) and (3) are double data transfer with parallel processing of DSP operation instructions, which is indicated as (2) in table 4.1. Processes (2) and (3) consist of four instructions, which is the maximum number that can be declared in a single step. In this case, one execution state is used.

## 3. Effect of DSP Operation Portion Result on Data Transfer Portion

Table 4.3 shows the effect of the DSP operation portion result on the data transfer portion. Instruction 2 (process (3)) uses A0 and A1 as the destination register for the DSP operation portion and also as the source register for the data transfer portion. However, the result of the DSP operation portion is not the data stored in the data transfer portion. In this case the underlined registers are affected, so the calculation result from instruction 1 (process (2)) operation portion is stored in the instruction 2 (process (3)) data transfer portion.
Figure 4.1 shows the instruction 2 pipeline flow. When instructions are executed in parallel, each of the instructions is processed independently, as shown in figure 4.1. The reason the DSP operation portion result does not become the data stored in the data transfer portion in this case is that the WB/DSP stage, in which DSP operations are performed using PADD and PMULS, is later than the MA stage, in which memory access is performed using MOVX.W and MOVY.W.
Note that after the execution of instruction 2 (process (3)), the X1 and Y1 addition and multiplication results are stored in registers A0 and A1.

## Table 4.3 Effect of DSP Operation Portion Result on Data Transfer Portion

## Excerpts from Main Program

;Instruction 1
PADD X0,Y0,A0 PMULS X0,Y0,A1 MOVX.W @R4,X1 MOVY.W @R6,Y1 ;Instruction 2
PADD X1,Y1,A0 PMULS X1,Y1,A1 MOVX.W A0,@R5+ MOVY.W A1,@R7+

## Content of Registers

Before execution of instruction 2:
$\mathrm{X} 1=\mathrm{H}^{\prime} 10000000, \mathrm{Y} 1=\mathrm{H}^{\prime} 08000000, \mathrm{~A} 0=\mathrm{H}^{\prime} 60000000, \mathrm{~A} 1=\mathrm{H}^{\prime} 10000000$
After execution of instruction 2:
X1=H'1000 0000, Y1=H'0800 0000, A0=H'1800 0000, A1=H'0100 0000

| Slot |  | $\longleftrightarrow$ | $\longleftrightarrow$ | $\longleftrightarrow$ | $\longleftrightarrow$ | $\longleftrightarrow$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PADD | $\mathrm{X} 1, \mathrm{Y} 1, \mathrm{~A} 0$ | IF | ID | EX | MA | $\mathrm{WB} / \mathrm{DSP}$ |
| PMULS | $\mathrm{X} 1, \mathrm{Y} 1, \mathrm{~A} 1$ | IF | ID | EX | MA | $\mathrm{WB} / \mathrm{DSP}$ |
| MOVX.W | $\mathrm{A} 0, @ R 5+$ | IF | ID | EX | MA | $\mathrm{WB} / \mathrm{DSP}$ |
| MOVY.W | $\mathrm{A} 1, @ R 7+$ | IF | ID | EX | MA | $\mathrm{WB} / \mathrm{DSP}$ |

Figure 4.1 Instruction 2 Pipeline Flow

## Flowchart


(2)

Rev. 1.0, 09/99, page 30 of 115

## Main Program

```
;
;* Parallel data transfer routine
; ******************************************************************************************
MAIN : MOV.L #XRAM_ADD,R4
    MOV.L #ANS1,R5
    MOV.L #YRAM_ADD,R6
    MOV.L #ANS2,R7
        MOVX.W @R4+,X0 MOVY.W @R6+,Y0
        ;No parallel processing
    PADD X0,Y0,A0 PMULS X0,Y0,A1 MOVX.W @R4,X1 MOVY.W @R6,Y1
        ;Parallel processing
    PADD X1,Y1,A0 PMULS X1,Y1,A1 MOVX.W A0,@R5+ MOVY.W A1,@R7+
                                    ;Parallel processing
                                    MOVX.W A0,@R5 MOVY.W A1,@R7
                                    ;No parallel processing
EXIT: BRA EXIT
    NOP
MAIN_E:NOP
```


## Data

```
;**********************************************************************
;* Data(X/YRAM)
;************************************************************************
    .SECTION XRAM,DATA,LOCATE=H'1000F000
XRAM_ADD: .XDATA.W 0.5,0.125 ;DSP operation data
ANS1: .RES.W 2 ;DSP operation result storage area
    .SECTION YRAM,DATA,LOCATE=H'1001F000
\begin{tabular}{lll} 
YRAM_ADD: & .XDATA.W & \(0.25,0.0625\)
\end{tabular}\(\quad\); DSP operation data
```


## Section 5 Repeat Instruction

## Overview

The average of ten data values stored in XRAM and YRAM is obtained. To accomplish this, the repeat function is used for transferring data from XRAM and YRAM to the DSP unit, and for adding the ten data values.

## Description

## 1. DSP Repeat Control

Three settings are required in order to perform repeat control: I the start address setting for the program to be repeated, II the end address setting for the program to be repeated, III and the setting for the number of repetitions to be performed. After settings I through III have been completed, Process IV is to start the program to be repeated. Note that a minimum of one instruction is required between the processing of III and IV.

The sequence of processes I through IV is shown below.
I LDRS instruction is used to set the repeat start address in the RS register.
II LDRE instruction is used to set the repeat end address in the RE register.
III SETRC instruction is used to set the number of repetitions in the RC register.
: (Minimum of one instruction inserted.)
IV Program to be repeated is started.
Process (1) in the flowchart on the next page corresponds to I through III above. After the program to be repeated is started (IV), it is repeated within the scope of process (2). Two main programs are shown in the example, but their function is the same. In (1) repeat control instructions (LDRS, LDRE, and SETRC) are used, and in (2) the extended instruction REPEAT is used. REPEAT automatically generates the CPU instructions (LDRS, LDRE, and SETRC) used to repeat the instructions between the start and end addresses. In the format shown below if the number of repetitions is omitted, the SETRC instruction is not generated.

Format: REPEAT [start address], [end address], [number of repetitions]

In program (1) the repeat start and end addresses are different from the actual addresses, and this is because the address setting change depending on the number of instructions in the program to be repeated. Table 5.1 shows how the RS and RE settings change depending on the number of instructions within the range to be repeated. These are the addresses actually repeated by the program when the repeat start and end addresses are set in RS and RE. Therefore, it is necessary to label the repeat start and end addresses while keeping the offsets listed in Table 5.1 in mind. The setting method for RS and RE in program (1) is described on the next page.

RPT_S0+N: Address N bytes from the instruction preceding the instruction at the start address of the program to be repeated
RPT_S: $\quad$ Start address of the program to be repeated
RPT_E: End address of the program to be repeated
RPT_E3+4: Address 4 bytes from the instruction three instructions before the instruction at the end address of the program to be repeated

Table 5.1 RS and RE Setting Values Based on Number of Instructions Within Repeat
Number of Instructions in Program to be Repeated

|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| :--- | :--- | :--- | :--- | :--- |
| RS | RPT_S0 + 8 | RPT_S0 + 6 | RPT_S0 + 4 | RPT_S |
| RE | RPT_S0 + 4 | RPT_S0 + 4 | RPT_S0 + 4 | RPT_E3 + 4 |

## 2. Repeat Control Using CPU Instructions

Example (a) shows the method for setting addresses in RS and RE. If there are three instructions in the portion to be repeated, RS and RE must be set to the RPT_S0+4 address, as indicated in Table 5.1. The double data transfer instructions in lines (1) and (2) of this program have a 16-bit instruction length, so the RPT_S0+4 address corresponds to the RPT_E0 address. If RS and RE are set to the address RPT_E0, the result is program (b).

(a) RS and RE Address Setting Method


|  | LDRS |  | RPT_E0 |  | ; Repeat start address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LDRE |  | RPT_E0 |  | ; Repeat end address |  |
|  | SETRC |  | \#5 |  | ;Repeat counter setting/5 repetitions |  |
| RPT_S0: |  |  |  | MOVX.W @R5, X1 | MOVY.W @R7, Y1 | ; Clear X1, Y1 = 1/10 |
| RPT_S: |  |  |  | MOVX.W @R4+, X0 | MOVY.W @R6+,Y0 |  |
| RPT_E0: | PADD | X0, Y0, M0 |  |  |  |  |
| RPT_E: | PADD | X1, M0, X1 |  |  |  | ; X1/data total |
|  |  |  | PMULS | $\mathrm{X} 1, \mathrm{Y} 1, \mathrm{~A} 1$ |  | ; A1/average value |

(b) RS and RE Address Setting Method

## 3. Repeat Control Using Extended Instructions

When the extended instruction REPEAT is used there is no need to perform complicated labeling, as is the case when using CPU instructions for repeat control. The following explanation is based on the expanded image of a portion of a repeat program shown as (a) below. With REPEAT one only needs to declare the labels for the start (RPT_S) and end (RPT_E) addresses of the program to be repeated, and then the assembler automatically calculates the address values to be used for the RS and RE settings (RPT_E0 if the code to be repeated contains three instructions), and generates the LDRS, LDRE, and SETRC instructions. When the extended instruction REPEAT is actually used, the result is the repeat program shown in example (b) below.

(a) Expanded Image of Repeat Program

```
RPT_S0: MOVX.W @R5,X1 MOVY.W @R7,Y1
RPT_S: MOVX.W @R4+,X0 MOVY.W @R6+,Y0
RPT_E0: PADD X0,Y0,M0
RPT_E: PADD X1,M0,X1
PMULS X1,Y1,A1
```

(b) Repeat Program Using Extended Instruction REPEAT

## Flowchart



## Main Program

(1) Repeat Control Using CPU Instructions

```
; *******************************************************************************************
;* Repeat routine
;*******************************************************************************************
MAIN: MOV.L #XRAM_ADD,R4
    MOV.L #CLR,R5
    MOV.L #YRAM_ADD,R6
    MOV.L #DIV,R7
    LDRS RPT_E0 ;Repeat start address
    LDRE RPT_EO ; Repeat end address
    SETRC #5
RPT_S:
                                    MOVX.W @R5,X1 MOVY.W @R7,Y1 ;Clear X1, Y1 = 1/10
                                    ; Repeat counter setting/5
                                    repetitions
MOVX.W @R4+,X0 MOVY.W @R6+,Y0
RPT_E0: PADD X0,Y0,M0
RPT_E: PADD X1,M0,X1 ;X1/data total
    PMULS X1,Y1,A1 ;A1/average value
EXIT: BRA EXIT
    NOP
MAIN_E:NOP
```


## (2) Repeat Control Using Extended Instruction REPEAT



## Data

* Same data used by main programs (1) and (2)

```
; *******************************************************************************************
;* Data (X/YRAM)
;*******************************************************************************************
    .SECTION XRAM,CODE,LOCATE=H'1000F000
XRAM_ADD: .XDATA.W 0.0625,0.125,0.0625,0.0625,0.03125 ;DSP operation data 
    .SECTION YRAM,CODE,LOCATE=H'1001F000
YRAM_ADD: .XDATA.W 0.0625,0.125,0.03125,0.125,0.0625 ;DSP operation data
DIV: .XDATA.W 0.1 ;DSP operation result storage area
```


# Section 6 Examples of Arguments Passed Between CPU Instructions and DSP Instructions 

## Overview

The two 16-bit fixed-point data values stored at the XRAM_ADD address (H'1000F000) and YRAM_ADD address (H'1001F000) are multiplied using DSP instructions and CPU instructions.

## Description

When data is passed between CPU instructions and DSP instructions, R4, R5, R6, and R7 are used as pointers and the data is passed via XRAM and YRAM. The procedure when the result of a calculation performed by the DSP is used by the CPU is described below.

As can be seen in (2-1), (3-1), and (3-2), both the (2) DSP multiplication routine and (3) CPU multiplication routine of the example main program read data stored in XRAM and YRAM.

Example arguments:
PADD $\mathrm{X} 0, \mathrm{Y} 0, \mathrm{~A} 0 \quad$; Stores result of adding X 0 and Y 0 in A0
MOVX.W A0,@R4 ; Transfers A0 data to R4 address
MOV.W @R4,R0 ; Transfers R4 address data to R0

Some points need to be kept in mind when transferring data. Some of the DSP instructions are for handling fixed-point data, and when fixed-point multiplication is performed the result is matched to the MSB. However, when multiplication is performed using CPU instructions, integer multiplication is performed and the is matched to the LSB. This means that the calculation result will differ from that obtained using DSP instructions.

The multiplication process used in (2-1), (3-1), and (3-2) in the (2) DSP multiplication routine and (3) CPU multiplication routine in the flowchart on the following page is shown in table 6.1. This shows that the calculation results after execution differ even if the source operand data is identical. When a DSP instruction (PMULS) is used to multiply integer data, it is necessary to convert the calculation result from fixed-bit data into integer format by performing a bit shift.

Table 6.1 DSP and CPU Multiplication Process

|  | Excerpt from Main Program | Register Contents |  |
| :--- | :--- | :--- | :--- |
| (2) DSP multiplication routine | PMULS | X0,Y0,A0 | Before execution: |
|  |  |  | X0=H'4000, Y0=2000 |
|  |  |  | After execution: |
|  |  | A0=H'1000 0000 |  |
| (3) CPU multiplication routine | MULS.W | R0,R1 | Before execution: |
|  | STS | MACL,R14 | RO=H'4000, R1=H'2000 |
|  |  |  | After execution: |
|  |  | R14=H'0800 0000 |  |



## Main Program



## Data



## Section 7 32-bit Multiplication

## Overview

The 32-bit data value stored at the XRAM_ADD address ( $\mathrm{H}^{\prime} 1000 \mathrm{~F} 000$ ) and the 32-bit data value stored at the YRAM_ADD address ( $\mathrm{H}^{\prime} 1001 \mathrm{~F} 000$ ) are multiplied, and the result (64-bit) is transferred from the ANS address ( $\mathrm{H}^{\prime} 1001 \mathrm{~F} 100$ ) to the ANS+7 address ( $\mathrm{H}^{\prime} 1001 \mathrm{~F} 107$ ), where it is stored.

## Description

## 1. Overview of Calculation Method

The addresses where the multiplier and multiplicand of a 32-bit multiplication operation are stored, and the address where the result is stored, are shown in figure 7.1. Figure 7.2 shows an overview of the calculation method for 32-bit multiplication. The 32-bit data values (the multiplier and multiplicand) are separated into their upper and lower 16-bit segments (here provisionally called A, B, C, and D), which are then multiplied to produce the 64 -bit operation result. The top bit (MSB) of the 16-bit data input to the multiplier is interpreted as the sign bit, and it has a weight of $-2^{0}=-1$. Therefore, in the example program the first top bit (MSB) is replaced with 0 , the product of the various segments is calculated, and a correction items are added using the top bit in order to obtain the 32-bit multiplication result.


Figure 7.1 32-bit Multiplication


Figure 7.2 Overview of Calculation Method for 32-bit Multiplication
2. Double-length Calculation Algorithm

If the single-precision number of bits is n , "double-length" refers to 2 n bits. Therefore, 2 n bit numbers can be expressed as shown in figure 7.3.
Multiplicand: C

Figure 7.3 Structure of 2n-bit Numbers

Here, if $\Sigma \mathrm{e}_{\mathrm{i}} \cdot 2^{\mathrm{i}}=\mathrm{A} 0, \Sigma \mathrm{e}_{\mathrm{i}} \cdot 2^{\mathrm{i}}=\mathrm{B} 0, \Sigma \mathrm{e}_{\mathrm{i}} \cdot 2^{\mathrm{i}}=\mathrm{C} 0, \Sigma \mathrm{e}_{\mathrm{i}} \cdot 2^{\mathrm{i}}=\mathrm{D} 0$, performing the double-length multiplication $\mathrm{E} \times \mathrm{F}$ is can be expressed as:

$$
\begin{aligned}
E \times F= & \left(-e_{2 n-1} \cdot 2^{2 n-1}+A 0+e_{2 n-1} \cdot 2^{n-1+}+B 0\right) \times\left(-f_{2 n-1} \cdot 2^{2 n-1}+C 0+f_{2 n-1} \cdot 2^{n-1+}+D 0\right) \\
= & e_{2 n-1} \cdot f_{2 n-1} \cdot 2^{4 n-2}(1) \\
& -e_{2 n-1} \cdot 2^{2 n-1}\left(C 0+f_{n-1} \cdot 2^{n-1+}+D 0\right)(2) \\
& -f_{2 n-1} \cdot 2^{2 n-1}\left(A 0+e_{n-1} \cdot 2^{n-1+}+B 0\right)(3) \\
& +e_{n-1} \cdot 2^{n-1}\left(C 0+f_{n-1} \cdot 2^{n-1+}+D 0\right)(4) \\
& +f_{n-1} \cdot 2^{n-1}(A 0+B 0)(5) \\
& +A 0 \cdot C 0+A 0 \cdot D 0+B 0 \cdot C 0+B 0 \cdot D 0 \text { (6) }
\end{aligned}
$$

In the above equation, (6) is the product of the segments and (1) through (5) are correction items.

The correction items involve determining whether the sign bit is " 0 " or " 1 " and, if it is " 1 ", adding it to or deleting it from the product of the segments.
Figure 7.4 shows a 32 -bit double-length multiplication algorithm that uses the above equation. The whole can be subdivided into the following six parts:
In part (1), in order to clear the sign bits of $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D to 0 , the logical product with $\mathrm{H}^{\prime} 7 \mathrm{FFF}$ is obtained, resulting in $\mathrm{A} 0, \mathrm{~B} 0, \mathrm{C} 0$, and D 0 . In part (2), the product is calculated for the following four segments: $\mathrm{A} 0 \cdot \mathrm{C} 0, \mathrm{~A} 0 \cdot \mathrm{D} 0, \mathrm{~B} 0 \cdot \mathrm{C} 0$, and $\mathrm{D} 0 \cdot \mathrm{C} 0$. In parts (3) through (6), the sum is obtained for each digit, and the results are stored at the ANS, ANS+2, ANS+4, and ANS+6 addresses.


Figure 7.4 32-bit Double-length Multiplication Algorithm

## Flowchart

(2)
(3)



> Add lower bits of $A 0 \times D O$, lower bits of $B O \times C O$, and lower bits of $B O \times D O$
result, and store in YRAM

(5)


Main Program
 MOVX.W A1, @R4

```
;*Segment product calculation routine/ B0\timesD0,A0\timesC0,B0\timesC0,A0\timesD0
;*****************************************************************
    MOV.L #WORKX,R5
    MOV.L #WORKY,R7
```

    PMULS \(\mathrm{X0}, \mathrm{Y0}, \mathrm{~A} 1\)
    PMULS \(\mathrm{X} 1, \mathrm{Y} 1, \mathrm{~A} 0\)
    PSHA \#16,A1
                                    MOVX.W @R5+,X0 MOVY.W @R7+,Y0;A0, C0
    MOVX.W @R5+,X0 MOVY.W @R7+,Y0;A0,C0
MOVX.W @R5+,X1 MOVY.W @R7+,Y1;A0×C0,B0,D0
MOVX.W A1, @R5+
; $\mathrm{BO} \times \mathrm{D} 0,(\mathrm{~A} 0 \times \mathrm{CO}) \mathrm{H}$ store
MOVY.W A0, @R7+; (A0×C0)L, (B0×D0)H store

| PSHA | \#16,A0 |
| :--- | :--- |
| PMULS | $\mathrm{X} 0, \mathrm{Y} 1, \mathrm{~A} 1$ |
| PSHA | $\# 16, \mathrm{~A} 1$ |
| PMULS | $\mathrm{X} 1, \mathrm{Y} 0, \mathrm{~A} 1$ |
| PSHA | $\# 16, \mathrm{~A} 1$ |

```
;***************
;*******************
```

    MOV.L R7, @-R15
    MOV.L \#ANS,R7
    ADD \#6,R7
    MOVX.W A1,@R5+

MOVX.W A1, @R5+ MOVX.W A1,@R5 MOVY.W A1,@R7+; (B0×C0)L, (BOXC0)H store MOVY.W A1,@R7 ; (BOXCO)L store
; push R7

MOVY.W A0,@R7+;Store in ANS1
; R14 = \#ANS +2
;pop R7

```
;*2-word calculation routine/ R4=#XRAM_ADD+2,R5=#WORKX+10,R6=#YRAM_ADD+2,R7=#WORKY+10
```


PCOPY X1,M1
MOV.L \#-6,R9

PCLR A1

PADD X1,Y1,A0

DCT PINC A1,A1
PADD A0,Y1,A0

DCT PINC A1,A1
MOV.W \#H'0,R10
MOV.L \#SIGND,R0
MOV.W @R0+,R1
CMP/EQ R10,R1
BT HOSEI4_L

PADD A0, Y1, A0
DCT PINC A1,A1
HOSEI4_L:
MOV.W @R0,R1
CMP/EQ R10,R1
BT HOSEI5_L
PADD A0,M1,A0
DCT PINC A1,A1
HOSEI5_L:
MOV.L
R4, ©-R15

MOVX.W @R5,X1 MOVY.W @R7+R9,Y1 ; (A0XD0)L lode, (B0XCO)L load

MOVY.W @R7+,Y1 ; (A0XD0) L+ (B0×C0) L, (B0×D0)H load
; carry check
; (A0×D0) L+ (B0×C0) L+ (B0×D0) H
; carry check
; Is B negative?

MOVY.W @R6,Y1 ;Load D
; Add D
; Is D negative?
;Add B0


```
DCT PINC
```

    MOV.W @R0+,R1
    CMP/EQ R10,R1
    BT HOSEI5_H
    PCOPY A1,M1
    PADD A0,M1,A0 ;Add A0 (correction 5)
    DCT PINC MO,MO
    HOSEI5_H:
PCOPY A0,M1
MOV.L \#CARRY,R4
PADD X1,M1,A0
DCT PINC MO,MO
MOVX.W @R4,X1 ;Load carry
;Add carry
;Check carry
;**************
;*ANSWER3 STORE
;**************
MOV.L
R14,R7
MOVY.W AO,@R7+;ANS3 store
ADD \#-2,R7
; *******************************************************************************************
;*4-word calculation routine/ R4=\#XRAM_ADD+2,R5=\#WORKX+8,R6=\#YRAM_ADD+2,R7=\#WORKY+10
;*******************************************************************************************
;Correction
MOV.L \#SIGNA,R0
MOV.W @R0+,R1
CMP/EQ R10,R1
BT HOSEI3_H
PCOPY A1,M0
PSUB AO,MO,AO ;Subtract CO (correction 2)
DCT PDEC M1,M1
MOV.L \#H'0,R12
ADD \#1,R12
HOSEI2_H:
MOV.W
@R0+,R1
CMP/EQ R10,R1
BT HOSEI4_H
PSUB A0,Y0,A0 ;Subtract A0 (correction 3)
DCT PDEC M1,M1
ADD \#1,R12
HOSEI3_H:

```

PCLR Y1
PCLR M1
PADD X1,M0,A0
DCT PINC M1,M1
```

    MOV.L #2,R1
    CMP/EQ R1,R12
    BF FIN
    MOV.W #H'8000,R10
    MOV.W R10,@R5
                MOVX.W @R5,X0
    PCOPY X0,M1 ;Add H'8000 (correction 1)
    PADD A0,M1,A0
    ;***************
;*ANSWER4 STORE
;***************
FIN: MOVY.W AO,@R7 ;ANS4 store
EXIT: BRA EXIT
NOP
MAIN_E: NOP

```

\section*{Data}


\section*{Section 8 Trigonometric Functions}

\section*{Overview}

Calculating the trigonometric functions \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\).

\section*{Description}
1. Performing Trigonometric Functions

Figure 8.1 shows curves for \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\). If the angle range is \(-\pi \leq \mathrm{X} \leq \pi\), the relationships expressed in equation (1) exists.
\[
\left.\begin{array}{l}
\operatorname{SIN}(-X)=-\operatorname{SIN}(X)  \tag{1}\\
\operatorname{COS}(-X)=\operatorname{COS}(X)
\end{array}\right\}
\]

Using the relationships expressed in equation (1), the \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\) of \(-\pi \leq \mathrm{X} \leq 0\) can be calculated by obtaining the \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\) of \(0 \leq \mathrm{X} \leq \pi\) and processing the sign. Next is figure 8.2 (a) and (b). The relationships of \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\), with \(\mathrm{X}=\pi / 2\) at the center, are expressed in equation (2).
\[
\begin{align*}
& \operatorname{SIN}(\mathrm{X}+\pi / 2)=-\operatorname{SIN}(\pi / 2-\mathrm{X})  \tag{2}\\
& \operatorname{COS}(\mathrm{X}+\pi / 2)=\operatorname{COS}(\pi / 2-\mathrm{X})
\end{align*}
\]


Figure 8.1 \(\operatorname{SIN}(X)\) and \(\operatorname{COS}(X)\) Curves


Figure 8.2 \(\operatorname{SIN}(X)\) and \(\operatorname{COS}(X)\) Curves with \(X=\pi / 2\) at Center
Based on the relationship between equations (1) and (2), the \(\operatorname{SIN}(X)\) and \(\operatorname{COS}(X)\) of \(-\pi \leq X \leq\) \(\pi\) can be calculated by obtaining the \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\) of \(0 \leq \mathrm{X} \leq \pi\) and, finally, processing the sign. The example program divides \(0 \leq \mathrm{X} \leq \pi / 2\) into 128 segments. If \(\mathrm{X}=\mathrm{n} \cdot \pi / 256+\Delta \mathrm{X}\) ( \(\mathrm{n}=1,2, \ldots ., 128\) ), the result is equation (3), based on the addition theorem of trigonometric functions.
\[
\begin{align*}
\operatorname{SIN}(\mathrm{X}) & =\operatorname{SIN}(\mathrm{n} \cdot \pi / 256+\Delta \mathrm{X}) \\
& =\operatorname{SIN}(\mathrm{n} \cdot \pi / 256) \cdot \operatorname{COS}(\Delta \mathrm{X})-\operatorname{COS}(\mathrm{n} \cdot \pi / 256) \cdot \operatorname{SIN}(\Delta \mathrm{X})  \tag{3}\\
\operatorname{COS}(\mathrm{X}) & =\operatorname{COS}(\mathrm{n} \cdot \pi / 256+\Delta \mathrm{X}) \\
& =\operatorname{COS}(\mathrm{n} \cdot \pi / 256) \cdot \operatorname{COS}(\Delta \mathrm{X})-\operatorname{SIN}(\mathrm{n} \cdot \pi / 256) \cdot \operatorname{SIN}(\Delta \mathrm{X})
\end{align*}
\]

If we assume that in equation (3) \(\Delta X\) is extremely small and approximate that \(\operatorname{SIN}(\Delta X)=\Delta X\) and \(\operatorname{COS}(\Delta X)=1-(\Delta X)^{2} / 2\), the result is equation (4).
\[
\left.\begin{array}{l}
\operatorname{SIN}(\mathrm{X})=\operatorname{SIN}(\mathrm{n} \cdot \pi / 256) \cdot\left\{1-(\Delta \mathrm{X})^{2} / 2\right\}+\Delta \mathrm{X} \cdot \operatorname{COS}(\mathrm{n} \cdot \pi / 256) \\
\operatorname{COS}(\mathrm{X})=\operatorname{COS}(\mathrm{n} \cdot \pi / 256) \cdot\left\{1-(\Delta \mathrm{X})^{2} / 2\right\}-\Delta \mathrm{X} \cdot \operatorname{SIN}(\mathrm{n} \cdot \pi / 256) \tag{4}
\end{array}\right\}
\]

In other words, by calculating equation (4) using \(\Delta \mathrm{X}\) and table data ( \(\mathrm{n} \cdot \pi / 256\) ), we can obtain the \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\) of \(0 \leq \mathrm{X} \leq \pi / 2\). The final result is then obtained by performing sign processing.
2. Converting Input Values

Using conversion equation (5), the example program inputs to the DSP as angle parameters the input value \(X\) for the range \(-\pi \leq X \leq \pi\) and a for the range \(-1 \leq X<1\).
\[
\left.\begin{array}{l}
\mathrm{X}=\pi \cdot \mathrm{a} \\
\mathrm{a}=\mathrm{X} / \pi
\end{array}\right\}
\]

X unit: rad
a unit: \(\operatorname{rad} / \pi\)

\section*{Table 8.1 Relation Between Input Value a and Polarity}

Result
\begin{tabular}{llll}
\cline { 2 - 4 } Input Value & \(\overline{\operatorname{SIN}(X)}\) & \(\operatorname{COS}(\mathbf{X})\) & \(|\mathrm{a}|\) \\
\hline\(-1<\leq \mathrm{a}<-0.5\) & Negative & Negative & \(|\mathrm{a}|>0.5\) \\
\((-\pi \leq \mathrm{X}<-\pi / 2)\) & & & \\
\hline\(-0.5 \leq \mathrm{a}<0\) & Negative & Positive & \(|\mathrm{a}| \leq 0.5\) \\
\((-\pi / 2 \leq \mathrm{X}<0)\) & & & \(|\mathrm{a}| \leq 0.5\) \\
\hline \(0 \leq \mathrm{a} \leq 0.5\) & Positive & Positive & \\
\((0 \leq \mathrm{X} \leq \pi / 2)\) & Positive & & \(|\mathrm{a}|>0.5\) \\
\hline \(0.5<\mathrm{a}<1\) & & & \\
\((\pi / 2<\mathrm{X}<\pi)\) & & & \\
\hline
\end{tabular}

Here the range \(0 \leq X \leq \pi / 2\) corresponds to the range \(0 \leq X \leq 0.5\). Also, the input value a is converted from the range \(-1<\mathrm{a} \leq 1\) to the range \(0 \leq \mathrm{a}^{\prime} \leq 0.5\). Figure 8.3 shows the curves \(|\operatorname{SIN}(\mathrm{X})|\) and \(|\operatorname{COS}(\mathrm{X})|\).


Figure 8.3 Curves \(|\operatorname{SIN}(X)|\) and \(|\operatorname{COS}(X)|\)

When obtaining the \(\operatorname{SIN}(\mathrm{X})\) and \(\operatorname{COS}(\mathrm{X})\) of point A in figure 8.3 , if we assume that \(\mathrm{A}=\pi / 2+\) \(B\), then \(\mathrm{a}=0.5+\mathrm{b}\). Therefore, it is possible to obtain the deviation \(|\mathrm{b}|\) relative to \(\mathrm{X}=\pi / 2\) using equation (6).
\[
\begin{equation*}
|\mathrm{b}|=||\mathrm{a}|-0.5| \tag{6}
\end{equation*}
\]

Next, based on deviation \(|\mathrm{b}|\), equation (7) is used to calculate the conversion of input value a for the range \(-1<a \leq 1\) to \(\mathrm{a}^{\prime}\) for the range \(0 \leq \mathrm{a}^{\prime} \leq 0.5\).
\[
\begin{equation*}
\mathrm{a}^{\prime}=|||\mathrm{a}|-0.5|-0.5| \tag{7}
\end{equation*}
\]
3. a' Table Data

The example program uses a table with 128 cells. In other words, the range \(0 \leq \mathrm{a}^{\prime} \leq 0.5\) is divided into 128 equal segments. The difference in a' due to the angle of each segment is expressed in equation (8).
\[
\begin{equation*}
0.5 / 128=0.00390625 \tag{8}
\end{equation*}
\]

Table 8.2 shows the correspondence between table address n and \(\mathrm{a}^{\prime}\) in decimal notation and as 16-bit fixed-point expressions.

Table 8.2 Relationship Between Table Address n and a'
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Table Address n} & \multicolumn{17}{|c|}{\(\mathbf{a}^{\prime}\)} \\
\hline & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{n} / 256 ; \\
\text { Decimal Notation } \\
\mathrm{rad}] / \pi
\end{gathered}
\]} & \multicolumn{16}{|c|}{16-bit Fixed-point Expression} \\
\hline & & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0.00000000 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 1 & 0.00390625 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 2 & 0.00781250 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 3 & 0.01171875 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 4 & 0.01562500 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline &  & & & & & & & & & & & & & & & & \\
\hline 127 & 0.49609375 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 128 & 0.50000000 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline \multicolumn{18}{|c|}{-} \\
\hline
\end{tabular}
4. Method of Calculating \(\Delta \mathrm{X}\)

As shown in table 8.2, the upper nine bits of the \(\mathrm{a}^{\prime}\) data expressed in fixed-point format correspond to n , and the lower seven bits to the amount of shift from the table data \(\Delta \mathrm{a}^{\prime}\). Figure 8.4 shows the bit structure of \(\mathrm{a}^{\prime}\). By obtaining the value of \(\mathrm{a}^{\prime}\), it is possible to calculate the equation (2) table data address (the value of \(n \cdot \pi / 256\) ) as well as \(\Delta X\) at the same time. Finally, table 8.1 is used for sign processing in order to obtain the \(\operatorname{SIN}(X)\) and \(\operatorname{COS}(X)\) of \(-\pi \leq X \leq \pi\).


Figure 8.4 Bit Structure of \(\mathbf{a}^{\prime}\)
Figure 8.5 shows the relationship with the amount of shift between table values \(\Delta \mathrm{X}\). Table shift \(\Delta \mathrm{X}\) can also be obtained by using the \(\Delta \mathrm{a}\) of \(\mathrm{a}^{\prime}\) and equation (9).
\[
\begin{equation*}
\Delta \mathrm{X}=\Delta \mathrm{a} \cdot \pi \tag{9}
\end{equation*}
\]


Figure 8.5 Relation With Amount of Shift Between Table Values

\section*{5. Overflow Processing}

If the calculation result is as shown in equation (10), an overflow occurs.
\[
\begin{equation*}
|\operatorname{SIN}(X)| \geq 10 \tag{10}
\end{equation*}
\]

In such cases the value is corrected using equation (11).
\[
\left.\begin{array}{l}
|\operatorname{SIN}(X)|=1-2^{-15}  \tag{11}\\
|\operatorname{COS}(X)|=0
\end{array}\right\}
\]
6. Algorithm for Calculating Trigonometric Functions

The algorithm for calculating trigonometric functions is as follows.
(1) Make initial settings.
(2) Load input value a, calculate \(||\mathrm{a}|-0.5|-0.5 \mid\) to obtain a'.
(3) Obtain logical product of above and \#H'FF80 and calculate upper nine bits ( \(\mathrm{n} / 256\) ) of a'. Then calculate n and set value in Y bus index register (R9).
(4) Obtain logical product of above and \#H'007F and calculate lower seven bits ( \(\Delta \mathrm{a}^{\prime}\) ) of \(\mathrm{a}^{\prime}\).
(5) Calculate \(\pi \Delta \mathrm{a}^{\prime}\); calculate \(\Delta \mathrm{X}\).
(6) Calculate \(1-(\Delta \mathrm{X})^{2} / 2\). Load \(\sin (\mathrm{n} \times \pi / 256)\) and \(\cos (\mathrm{n} \times \pi / 256)\) from data table in YRAM.
(7) Calculate \(\sin (X)\).
(8) Process sign of \(\sin (\mathrm{X})\); store \(\sin (\mathrm{X})\).
(9) Calculate \(\cos (\mathrm{X})\).
(10) Process sign of \(\cos (\mathrm{X})\); store \(\cos (\mathrm{X})\).

\section*{Execution Example}

The \(\sin (\mathrm{X})\) and \(\cos (\mathrm{X})\) (OUTPUT) calculation results obtained based on the input value a (INPUT) are shown in table 8.3.

Table 8.3 \(\sin (x), \cos (X)\) Calculation Results
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Angle \\
\(\mathbf{X}^{\circ}\)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Input \\
Value
\[
(\mathrm{a}=\mathrm{X} / \pi)
\]
\end{tabular}} & \multicolumn{2}{|l|}{Logical Value (decimal)} & \multicolumn{2}{|r|}{Logical Value (hexadecimal)} & \multicolumn{2}{|r|}{Output Value (hexadecimal)} \\
\hline & & \(\boldsymbol{\operatorname { s i n }}(\mathrm{X})\) & \(\boldsymbol{\operatorname { c o s }}(\mathrm{X})\) & \(\boldsymbol{\operatorname { s i n }}(\mathrm{X})\) & \(\boldsymbol{\operatorname { c o s }}\) (X) & \(\boldsymbol{\operatorname { s i n }}(\mathrm{X})\) & \(\boldsymbol{\operatorname { c o s }}\) (X) \\
\hline 0 & 0 & 0 & 1 & H'0000 & H'7FFF & H'0000 & H'7FFF \\
\hline 30 & 0.16667 & 0.5 & 0.86603 & H'4000 & H'6EDA & H'3FFE & H'6ED9 \\
\hline 45 & 0.25 & 0.70711 & 0.70711 & H'5A82 & H'5A82 & H'5A82 & H'5A82 \\
\hline 89.5 & 0.49722 & 0.99996 & 0.00873 & H'7FFE & H'011E & H'7FFD & H'011D \\
\hline 152 & 0.84444 & 0.46947 & -0.88295 & H'3C17 & H'8EFC & H'3C19 & H'8EFD \\
\hline 179.5 & 0.99722 & 0.00873 & -0.99996 & H'011E & H'8002 & H'011C & H'8002 \\
\hline -40 & -0.22222 & -0.64279 & 0.76604 & H'ADB9 & H'620D & H'ADBB & H'620F \\
\hline -75 & -0.41667 & -0.96593 & 0.25882 & H'845D & H'2121 & H'845D & H'2121 \\
\hline -137 & -0.76111 & -0.681 & -0.73135 & H'A8B4 & H'A263 & H'A8B5 & H'A263 \\
\hline -180 & -1 & 0 & -1 & \(\mathrm{H}^{\prime} 0000\) & H'8000 & H'0002 & H'8001 \\
\hline
\end{tabular}

\section*{Flowchart}





Main Program



EXIT: BRA ..... EXITNOP
MAIN_E: NOP

\section*{Data}

. SECTION XRAM, DATA, LOCATE \(=H^{\prime} 1000 \mathrm{FF} 00\)
INPUT:
WORK:
DAT:
.RES.W 1

1 ;External input data storage area .RES.W 1
. XDATA.W \(0.5,0.78540,-1\)
; For calculating \(a^{\prime}\), for calculating \(\pi / 4\left(1-\Delta X^{2} / 2\right)\)
.SECTION YRAM, DATA, LOCATE \(=H^{\prime} 1001 \mathrm{~F} 800\)
TABLE_SIN:
\begin{tabular}{|c|c|c|}
\hline . XDATA.W & \(0,0.01227,0.02454,0.03681,0.04907,0.06132\) & ; N/O-5 \\
\hline . XDATA.W & \(0.07356,0.08580,0.09802,0.11022,0.12241\) & ; N/6-10 \\
\hline . XDATA.W & \(0.13458,0.14673,0.15886,0.17096,0.18304\) & ; N/11-15 \\
\hline . XDATA.W & \(0.19509,0.20711,0.21910,0.23106,0.24298\) & ; N/16-20 \\
\hline . XDATA.W & \(0.25487,0.26671,0.27852,0.29028,0.30201\) & ; N/21-25 \\
\hline . XDATA.W & \(0.31368,0.32531,0.33689,0.34842,0.35990\) & ; N/26-30 \\
\hline . XDATA.W & \(0.37132,0.38268,0.39400,0.40524,0.41643\) & ; N/31-35 \\
\hline . XDATA.W & \(0.42756,0.43862,0.44961,0.46054,0.47140\) & ; N/36-40 \\
\hline . XDATA.W & \(0.48218,0.49290,0.50354,0.51410,0.52459\) & ; N/41-45 \\
\hline . XDATA.W & \(0.53500,0.54532,0.55557,0.56573,0.57581\) & ; N/46-50 \\
\hline . XDATA.W & \(0.58580,0.59570,0.60551,0.61523,0.62486\) & ; N/51-55 \\
\hline . XDATA.W & \(0.63439,0.64383,0.65317,0.66242,0.67156\) & ; N/56-60 \\
\hline . XDATA.W & \(0.68060,0.68954,0.69838,0.70711,0.71573\) & ; N/61-65 \\
\hline . XDATA.W & \(0.72425,0.73265,0.74095,0.74914,0.75721\) & ; N/66-70 \\
\hline . XDATA.W & \(0.76517,0.77301,0.78074,0.78835,0.76584\) & ; N/71-75 \\
\hline . XDATA.W & \(0.80321,0.81046,0.81758,0.82459,0.83147\) & ; N/76-80 \\
\hline . XDATA.W & \(0.83822,0.84485,0.85136,0.85773,0.86397\) & ; N/81-85 \\
\hline . XDATA.W & \(0.87009,0.87607,0.88192,0.88764,0.89322\) & ; N/86-90 \\
\hline . XDATA.W & \(0.89867,0.90399,0.90917,0.91421,0.91911\) & ; N/91-95 \\
\hline . XDATA.W & \(0.92388,0.92851,0.93299,0.93734,0.94154\) & ; N/96-100 \\
\hline . XDATA.W & \(0.94561,0.94953,0.95331,0.95694,0.96043\) & ; N/101 - 105 \\
\hline . XDATA.W & \(0.96378,0.96700,0.97003,0.97294,0.97570\) & ; N/106-110 \\
\hline . XDATA.W & \(0.97832,0.98079,0.98311,0.98528,0.98730\) & ; N/111 - 115 \\
\hline . XDATA.W & \(0.98918,0.99090,0.99248,0.99391,0.99518\) & ; N/116-120 \\
\hline . XDATA.W & \(0.99631,0.99729,0.99812,0.99880,0.99932\) & ; N/121 - 125 \\
\hline . XDATA.W & \(0.99970,0.99992,1\) & ; N/126-128 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline . XDATA. W & 1,0.999 & ; N/O-5 \\
\hline . XDATA.W & \(0.99729,0.99631,0.99518,0.99391,0.99248\) & ; N/6-10 \\
\hline . XDATA.W & \(0.99090,0.98918,0.98730,0.98528,0.98311\) & ; N/11-15 \\
\hline . XDATA.W & \(0.98079,0.97832,0.97570,0.97294,0.97003\) & ; N/16-20 \\
\hline . XDATA.W & \(0.96700,0.96378,0.96043,0.95694,0.95331\) & ; N/21-25 \\
\hline . XDATA.W & \(0.94953,0.94561,0.94154,0.93734,0.93299\) & ; N/26-30 \\
\hline . XDATA.W & \(0.92851,0.92388,0.91911,0.91421,0.90917\) & ; N/31-35 \\
\hline . XDATA.W & \(0.90399,0.89867,0.89322,0.88764,0.88192\) & ; N/36-40 \\
\hline
\end{tabular}

Rev. 1.0, 09/99, page 73 of 115
\begin{tabular}{|c|c|c|}
\hline . XDATA.W & \(0.87607,0.87009,0.86397,0.85773,0.85136\) & ; N/41-45 \\
\hline . XDATA.W & \(0.84485,0.83822,0.83147,0.82459,0.81758\) & ; N/46-50 \\
\hline . XDATA.W & \(0.81046,0.80321,0.76584,0.78835,0.78074\) & ; N/51-55 \\
\hline . XDATA.W & \(0.77301,0.76517,0.75721,0.74914,0.74095\) & ; N/56-60 \\
\hline . XDATA.W & \(0.73265,0.72425,0.71573,0.70711,0.69838\) & ; N/61-65 \\
\hline . XDATA.W & \(0.68954,0.68060,0.67156,0.66242,0.65317\) & ; N/66-70 \\
\hline . XDATA.W & \(0.64383,0.63439,0.62486,0.61523,0.60551\) & ; N/71-75 \\
\hline . XDATA.W & \(0.59570,0.58580,0.57581,0.56573,0.55557\) & ; N/76-80 \\
\hline . XDATA.W & \(0.54532,0.53500,0.52459,0.51410,0.50354\) & ; N/81-85 \\
\hline . XDATA.W & \(0.49290,0.48218,0.47140,0.46054,0.44961\) & ; N/86-90 \\
\hline . XDATA.W & \(0.43862,0.42756,0.41643,0.40524,0.39400\) & ; N/91-95 \\
\hline . XDATA.W & \(0.38268,0.37132,0.35990,0.34842,0.33689\) & ; N/96-100 \\
\hline . XDATA.W & \(0.32531,0.31368,0.30201,0.29028,0.27852\) & ; N/101-105 \\
\hline . XDATA.W & \(0.26671,0.25487,0.24298,0.23106,0.21910\) & ; N/106-110 \\
\hline . XDATA.W & \(0.20711,0.19509,0.18304,0.17096,0.15886\) & ; N/111 - 115 \\
\hline . XDATA.W & \(0.14673,0.13458,0.12241,0.11022,0.09802\) & ; N/116-120 \\
\hline . XDATA.W & \(0.08580,0.07356,0.06132,0.04907,0.03681\) & ; N/121-125 \\
\hline . XDATA.W & 0.02454, 0.01227, 0 & ; N/126-128 \\
\hline
\end{tabular}

\section*{Section 9 Matrix Operations}

\section*{Overview}

Matrix A \((3,3)\) and matrix \(\mathrm{B}(3,3)\) are multiplied to obtain a 32-bit precision matrix product \(\mathrm{C}(3\), 3). Matrixes A and B are set in XRAM and YRAM beforehand. Matrix product \(C\) is stored beginning at YRAM address H'1001FF00.

\section*{Description}
1. Method of Expressing Matrixes

Figure 9.1 shows matrix \(A(n, m)\). The element \(a_{i j}\) is a component of matrix \(A\). Horizontal rows of components are called rows, which are numbered from the top as row1, row2, row3, ... row i, ... and so on. Vertical columns of components are called columns, which are numbered from the left as column 1 , column 2 , column \(3, \ldots\) column \(j, \ldots\) and so on. The components in the position where row \(I\) and column \(k\) intersect is called component ( \(\mathrm{i}, \mathrm{j}\) ). Component \((\mathrm{i}, \mathrm{j})\) of matrix \(A(n, m)\) is expressed as ai,j.


Figure 9.1 Matrix A
2. Method of Calculating Matrix Product

Figure 9.2 shows the expression of the components of matrix \(\mathrm{A} \times\) matrix \(\mathrm{B}=\) matrix product C .
\[
\left.\begin{array}{r}
\left(\begin{array}{lll}
a_{11} & a_{12} & a_{13} \\
a_{21} & a_{22} & a_{23} \\
a_{31} & a_{32} & a_{33}
\end{array}\right) \times\left(\begin{array}{lll}
b_{11} & b_{12} & b_{13} \\
b_{21} & b_{22} & b_{23} \\
b_{31} & b_{32} & b_{33}
\end{array}\right)
\end{array}\right)=\left(\begin{array}{lll}
c_{11} & c_{12} & c_{13} \\
c_{21} & c_{22} & c_{23} \\
c_{31} & c_{32} & c_{33}
\end{array}\right)
\]
*1 \(c_{i, j}\) : 32-bit components.
Figure 9.2 Expression of Components of Matrix \(\mathbf{A} \times\) Matrix B \(=\) Matrix Product \(\mathbf{C}\)

The components \(\mathrm{c}_{\mathrm{i}, \mathrm{j}}\) of matrix product C are obtained using the following equation.
\[
\mathrm{C}_{\mathrm{n}, \mathrm{~m}}=\sum_{\mathrm{i}=1}^{3}\left(\mathrm{a}_{\mathrm{n}, \mathrm{i}} \times \mathrm{b}_{\mathrm{i}, \mathrm{~m}}\right)
\]

The components \(\mathrm{c}_{\mathrm{i}, \mathrm{j}}\) of matrix product C are obtained by performing a sum of products calculation on row components \(\mathrm{a}_{\mathrm{n}, \mathrm{i}}\) of matrix A and column components \(\mathrm{b}_{\mathrm{i}, \mathrm{m}}\) of matrix \(B\).
3. Method of Storing Matrix A, Matrix B, and Matrix Product C Components

The components \(\mathrm{c}_{\mathrm{n}, \mathrm{m}}\) of matrix product C are obtained by performing a sum of products calculation on row components \(\mathrm{a}_{\mathrm{n}, \mathrm{i}}\) of matrix \(A\) and column components \(\mathrm{b}_{\mathrm{i}, \mathrm{m}}\) of matrix \(B\). The example subroutine, in order to increase the processing speed, stores the elements in XRAM and YRAM as shown in figure 9.3


*1 CHi,j: Upper 16 bits of Ci,j CLi,j: Lower 16 bits of \(\mathrm{Ci}, \mathrm{j}\)

Figure 9.3 Memory Map with Matrix A, Matrix B, and Matrix Product C Components Stored
4. Algorithm for Calculating Matrix Product C

Figure 9.4 shows the algorithm for calculating matrix product C . The details of the algorithm are described below.
(1) Clear counter registers, store matrix \(A\) in the \(X\) address register (R4) and matrix \(B\) in the \(Y\) address registers (R6, R7), set the addresses for storing the components of matrix product C.
(2) Perform sum of products calculation on row components \(\mathrm{a}_{\mathrm{n}, \mathrm{i}}\) of matrix A and column components \(b_{i, m}\) of matrix \(B\).
(3) Store \(\mathrm{CHn}, \mathrm{m}\) (upper 16 bits of matrix product \(\mathrm{Cn}, \mathrm{m}\) ) in MATRIXC+2n address and CLn,m (lower 16 bits) in MATRIXC \(+2 \mathrm{n}+2\) address.
(4) Return matrix A column components to first column.
(5) Determine if one row of matrix product \(\mathrm{Cn}, \mathrm{m}\) has been calculated. If n is not 3 , return to process (2). If \(n\) is 3 , move to process (6).
(6) Shift matrix A row components down one row.
(7) Determine if all three rows of matrix product C have been calculated. If n is not 3, return to process (2). If n is 3 , all of matrix product \(\mathrm{Cn}, \mathrm{m}\) has been calculated and processing ends.


Figure 9.4 Algorithm for Calculating Matrix Product C



Rev. 1.0, 09/99, page 80 of 115

\section*{Main Program}
matrix.src
```

;*************************************************************************************************
;* Matrix operation routine
;*
;* [A][B]=[C]
;*
;*****************************************************************************************************
MAIN: MOV.L \#0,R10
MOV.L \#0,R12
MOV.L \#MATRIXA,R4
MOV.L \#MATRIXB,R6
MOV.L \#MATRIXC,R7
;*******************************************
;Calculate all components/R10, R13
;****************************************
MOV.L \#3,R13 ;Set repeat value (number of rows)
MATORIX:
;**********************************
;Calculate row components of n'th row
;*************************************
MOV.L \#3,R11
;Set repeat value (number of columns)
RETSU:
;*****************************
;Calculate 1 component
;*******************************
BSR SEIBUN
NOP
BSR STORE
NOP
;*******************************
ADD \#-6,R4
ADD \#1,R12
CMP/EQ R11,R12
BF RETSU
MOV.L \#0,R12
;*************************************
ADD \#6,R4
MOV.L \#MATRIXB,R6
ADD \#1,R10
CMP / EQ
R13,R10
; Increment counter when sum of products
calculation for 1 row of matrix product C
is finished
; Is sum of products calculation for last
row of matrix product $C$ finished?

```

Rev. 1.0, 09/99, page 81 of 115
```

;****************************************
EXIT: BRA
EXIT
NOP
; *******************************************************************************************
;Matrix C 1 component calculation routine
; *******************************************************************************************
SEIBUN:
REPEAT LOOP_S,LOOP_E,\#3 ;Number of rows in matrix [A]
is number of repeats
PCLR M0
;Clear for repeat
PCLR A0
LOOP_S :
MOVX.W @R4+,X0 MOVY.W @R6+,Y0 ;aij,bij load
PMULS X0,Y0,M0
LOOP_E: PADD A0,M0,A0
RTS
NOP
; *******************************************************************************************
;Matrix C 1 component storage routine
;*******************************************************************************************
STORE: PSHA \#16,A0
RTS
NOP
;*************************
MAIN_E:NOP

```

\section*{Data}


\section*{Section 10 Inner Product}

\section*{Overview}

The inner product (32-bit precision) of two non-zero n-dimensional space vectors, \(a\) (16-bit components) and \(b\) (16-bit components), is calculated. The n-dimensional space vectors \(a\) and \(b\) are set in XRAM and YRAM beforehand. The inner product of \(a\) and \(b\) is stored in YRAM at address H'1001FF00.

\section*{Description}
1. Method of Expressing Space Vectors

Figure 10.1 shows an expression of the components of n-dimensional space vector \(a\). An ndimensional space vector can be thought of as a vector consisting of a group of n real numbers. There are two ways of expressing the components of a vector: as a row vector and as a column vector.
\[
\begin{array}{ll}
* 1 \\
{\left[a_{1}, a_{2}, \cdots, a_{n}\right]} & {\left[\begin{array}{c}
a_{1} \\
a_{2} \\
\vdots \\
a_{n}
\end{array}\right]} \\
\text { (a) Row vector } & \text { (b) Column vector }
\end{array}
\]

Figure 10.1 Expression of Components of n-dimensional Space Vector \(a\)

Figure 10.2 shows an expression of the components of the inner product of n-dimensional space vectors \(a\) and \(b\). Here the inner product of vectors \(a\) and \(b\) is expressed as \((a, b)\).

Figure 10.2 Expression of Components of Inner Product of \(\mathbf{n}\)-dimensional Space Vectors \(a\) and \(b\)

The inner product \((a, b)\) is obtained using the following equation.
\[
(a, b)=\sum_{i=1}^{3} a_{i} b_{i}
\]

Using the above equation, the inner product \((a, b)\) is obtained by performing a sum of products calculation on components \(\mathrm{a}_{\mathrm{i}}\) of space vector \(a\) and components \(\mathrm{b}_{\mathrm{i}}\) of space vector \(b\).
3. Method of Storing Inner Product \((a, b)\) of \(n\)-dimensional Space Vectors \(a\) and \(b\)

Figure 10.3 shows the method of storing the inner product \((a, b)\) components of n -dimensional space vectors \(a\) and \(b\), which are set in XRAM and YRAM.


Figure 10.3 Method of Storing Inner Product \((a, b)\) of \(\mathbf{n}\)-dimensional Space Vectors \(\boldsymbol{a}\) and \(\boldsymbol{b}\)
4. Algorithm for Calculating Inner Product

Figure 10.4 shows the algorithm for calculating the inner product \((a, b)\). The details of the algorithm are described below.
(1) Set the addresses where the space vector \(a\) and \(b\) components are stored as well as the address for storing the inner product of \(a\) and \(b\) in X address register (R4) and Y address registers (R6, R7).
(2) Perform a sum of products calculation on components \(\mathrm{a}_{\mathrm{i}}\) of space vector \(a\) and components \(\mathrm{b}_{\mathrm{i}}\) of space vector \(b\).
(3) Store \((a, b) \mathrm{H}\), the upper 16 bits of inner product \((a, b)\) at the IN_PRO address and \((a, b) \mathrm{L}\), the lower 16 bits of inner product \((a, b)\), at the IN_PRO+2 address. This completes the process.


Figure 10.4 Algorithm for Calculating Inner Product


\section*{Main Program}

This program calculates the inner product for the three-dimensional space vector \(\{\mathrm{ai}, \mathrm{bi}(\mathrm{i}=1,2\), 3) \}.
```

in_pro.src
;*********************************************************
;* Inner product calculation routine
;*
;* (a,b)=a1b1+a2b2+a3b3
;*
;*********************************************************
;*********************************************************
;* Initial setting routine
;*******************************************************
MAIN: MOV.L \#VECTORA,R4
MOV.L \#VECTORB,R6
MOV.L \#IN_PRO,R7
;* Sum of products calculation routine
; *******************************************************************************************
REPEAT LOOP_S,LOOP_S,\#5 ;Number of components in vector a
+ 2 is number of repeats
PCLR AO
PCLR MO
PCLR X0
PCLR YO
LOOP_S :
PADD A0,M0,A0 PMULS X0,Y0,M0 MOVX.W @R4+,X0 MOVY.W @R6+,Y0;ai,bi load
; *********************************************************************************************
;* Inner product storage routine
;*******************************************************************************************
STORE: PSHA \#16,A0 MOVY.W A0,@R7+;Store upper bits
of inner product
of inner product
EXIT: BRA EXIT
NOP
MAIN_E: NOP

```

\section*{Data}
```

;***********************************************************************
;* Inner product calculation data (XRAM/YRAM)
;***********************************************************************
.SECTION XRAM,DATA,LOCATE=H'1000FF00
VECTORA: .XDATA.W 0.5,0.125,0.5,0,0
.SECTION YRAM,DATA,LOCATE=H'1001FF00
VECTORB: .XDATA.W 0.25,0.0625,0.25,0,0
IN_PRO: .RES.W 2

```

\section*{Section 11 Square Root}

\section*{Overview}

A 16-bit fixed-point square root calculation is performed and a square root with 15 -bit precision is obtained.

\section*{Description}

\section*{1. I/O Value Data Format}

Figure 11.1 shows the data format for \(\mathrm{I} / \mathrm{O}\) values. The value, X , whose square root is to be determined is input in 16 -bit format with its uppermost bit set to 0 . However, it is also necessary to perform normalization on X before calculating the square root.
The square root, \(\sqrt{ } \mathrm{X}\), is output in 16 -bit ( 1 word) format with the uppermost bit set to 0 .


Figure 11.1 I/O Value Data Format
2. Method of Calculating Square Root

Figure 11.2 illustrates the square root function. The example program calculates an approximate value for the square root of X using a polyline graph of the sort shown in Figure 11.2 Square Root Function. Next, a gradualization equation is used to converge on a more accurate value. This is the method used to calculate the square root, \(\sqrt{ } \mathrm{X}\).
Once normalization is performed on X , the range that can be taken by X , the value whose square root is to be calculated, is as follows.
\[
\begin{aligned}
& 0 \leq \mathrm{X}<1.0 \\
& \left(\mathrm{H}^{\prime} 00000 \leq \mathrm{X} \leq \mathrm{H}^{\prime} 7 \mathrm{FFF}\right)
\end{aligned}
\]

In the square root function shown in Figure 11.2, the slope of the polyline graph is created by a combination of comparatively gentle sections greater than 0.1 and steep sections less than 0.1 , resulting in approximation equations (1) and (2). Using these two equations, an approximate square root value (y0) is obtained.


Figure 11.2 Square Root Function
Input value \(\mathrm{X}>0.1\)
\[
\begin{equation*}
y_{0}=0.58579 \times X+0.41422 \tag{1}
\end{equation*}
\]

Input value \(\mathrm{X} \leq 0.1\)
\[
\begin{equation*}
y_{0}=3.16228 \times X \tag{2}
\end{equation*}
\]
(The actual program uses \(y_{0}=0.79057 \times X \times 2^{2}\).)
Note that equation (2) cannot be used without modification for fixed-point calculation. Therefore, normalization is performed and it is used as \(\mathrm{y}_{0}=0.79057 \times \mathrm{X} \times 2^{2}\).

Next, the value \(y_{0}\) obtained with approximation equations (1) and (2) is assigned to gradualization equation (3) to obtain a more accurate square root value, \(\sqrt{ } \mathrm{X}\).
\[
\begin{equation*}
y_{0}=\sqrt{ } \mathrm{X}=1 / 2\left(\mathrm{y}_{0}+\mathrm{X} / \mathrm{y}_{0}\right) \tag{3}
\end{equation*}
\]

Here, in item 2 of equation (3), since the value whose square root is being calculated, \(X\), has been normalized, \(\mathrm{X} / \mathrm{y}_{0}\) must be a normalized value in order to \(\mathrm{y}_{0}>\mathrm{X}\) after the calculations of equations (1) and (2). In the sample program gradualization equation (3) is performed three times, resulting in a square root value with 15 -bit precision.
3. Algorithm for Fixed-point Square Root Calculation

The algorithm for fixed-point square root calculation is described below.
(1) Initial settings are performed.
(2) It is determined whether \(X\), the value whose square root is to be calculated, is not 0 . If X is 0 , the square root, \(\sqrt{ } \mathrm{X}\), is given as 0 and processing ends.
(3) It is determined whether \(X\), the value whose square root is to be calculated, is a negative number. If \(X\) is a negative number, the square root, \(\sqrt{ } \mathrm{X}\), is given as H'FFFF and processing ends.
(4) X , the value whose square root is to be calculated, is compared to \(\mathrm{H}^{\prime} 7 \mathrm{FFB}\) to determine whether it is larger or smaller. If \(X>H^{\prime} 7 F F B\), the square root, \(\sqrt{ } X\), is given as \(\sqrt{ } X(=X)\) and processing ends.
(5) \(X\), the value whose square root is to be calculated, is compared to 0.1 to determine whether it is larger or smaller. If \(X>0.1\), processing continues with (6). If \(X \leq 0.1\), processing continues with (6)'.
(6) Equation (1) is used to calculate approximate square root \(y_{0}\). Processing continues with (7).
(6)' Equation (2) is used to calculate approximate square root \(y_{0}\). Processing continues with (7).
(7) Approximate square root \(y_{0}\) is compared to \(X\), the value whose square root is being calculated, to determine whether it is larger or smaller. If \(y_{0}=X\), approximate square root \(y_{0}\) is divided by \(2,0.5\left(\mathrm{H}^{\prime} 4000\right)\) is added, the result is given as the square root, \(\sqrt{ } \mathrm{X}\), and processing ends.
(8) If the comparison in (7) shows that \(X\), the value whose square root is being calculated, is greater than approximate square root \(\mathrm{y}_{0}\), gradualization equation \(\mathrm{X} / \mathrm{y}_{0}\) is not performed. In this case the square root, \(\sqrt{ } \mathrm{X}\), is given as H'FFFF and processing ends.
(9) Gradualization equation (3) is used to calculate square root value \(y\), which is given as the square root, \(\sqrt{ } \mathrm{X}\), and processing ends.

Figure 11.3 shows the algorithm used for calculating the square root.


Figure 11.3 Algorithm for Calculating Square Root





Rev. 1.0, 09/99, page 98 of 115


\section*{Main Program}
rout.src
```

;*****************************************************************************************************
;* Square root calculation routine
;*
;* \
;*
;****************************************************************************************************
;**************************************************************************************************
;* Initial setting routine
;**************************************************************************************************
MAIN:
MOV.L \#INPUT,R4
MOV.L \#EX_OUT,R5
MOV.L \#KINJI1,R6
MOV.L \#DAT1,R7
;*****************************************************************************************************
;* Zero check of value to have square root calculated routine
;***************************************************************************************************
MOV.W @R4,R0
CMP/EQ \#O,RO
BF ZERO_CH ;If zero, do following
processing
MOVX.W @R4,X0
PCOPY X0,A0
BRA FIN ;End of processing
NOP
; *******************************************************************************************
;* Negative value check of value to have square root calculated routine
;*******************************************************************************************
ZERO_CH:
SWAP R0,R1
SHAL R1
BF MINUS_CH ;If negative, do following
MOVX.W @R5,X0
PCOPY X0,A0
BRA FIN ;End of processing
NOP
; ; ********************************************************************************************
;* Comparison of value to have square root calculated and F'7FFB routine
MINUS_CH:

```

Rev. 1.0, 09/99, page 100 of 115
```

    MOV.W
    ```

MOV.W @R7,R1
CMP /GT R1,R0
BF EQU_SEL

MOV.L \#EX_OUT2,R5
MOVX.W @R5,X0
; X load
;H'7FFB load
;R0 > R1 ?
;If X > F'7FFB, do following processing
; X load
```

PCOPY X0,A0
BRA
FIN
NOP

| ;* | Approximation equation selection routine |
| :---: | :---: |
| ; ************* |  |
| EQU_SEL: |  |
| MOV.L | \#DAT2,R7 |
| MOV.W | @R7, R1 |
| CMP / GT | R1, R0 |
| BF | Y0_PRO2 ; ${ }^{\text {a }} \mathrm{X} \leq 0.1$, jump |
|  |  |
| ;* | Approximate square root y0 calculation routine |
| ; ************ |  |

Y0_PRO1:
MOV.W @R4,R1
MOVX.W @R4,X1 MOVY.W @R6+,Y0; Load input value X (value to have square root calculated) for use in calculating approximate square root
; Keep input value X (value to have square root calculated) in R1
MOV.L \#WORK,R4
PMULS X1,Y0,A1 MOVY.W @R6+,Y1;0.58579X,0.41422 load
PADD A1,Y1,A0 ; $0.58579 \mathrm{x}+0.41422$-> y0
BRA HIKAKU
NOP

```
;* Approximation equation (2) yo calculation routine

YO_PRO2:
MOV.L \#KINJI2,R6
MOVX.W @R4,X1 MOVY.W @R6+,Y0; Load input value \(X\) (value to have square root calculated) for use in calculating approximate square root

MOV.W
@R4,R1
; Keep input value X (value to have square root calculated) in R1

MOV.L
\#WORK,R4

Rev. 1.0, 09/99, page 101 of 115
```

;*
Comparison of approximate square root and value to have square root
calculated routine/Part 1
; *******************************************************************************************
HIKAKU:
MOVX.W A0,@R4 ;Pass to CPU unit

| MOV.$W$ | @R4, R0 |
| :--- | :--- |
| CMP /EQ | R0, R1 |

BF NOT_EQ
PSHA \#-1,A0
PADD A0, Y1, A0
BRA FIN
NOP

```
;*
Comparison of approximate square root and value to have square root calculated routine/Part 2


NOT_EQ:
\begin{tabular}{ll} 
CMP /GT & R0,R1 \\
BF & NOT_GT
\end{tabular}
;If y0 < X, do following processing
MOVX.W @R5,X0 ; H'FFFF load

PCOPY X0,A0
BRA FIN
NOP
 ;* Square root y calculation using gradualization equation routine
 NOT_GT:

MOV.L \#3,R14 ; Set number of repeats
MOV.L \#0,R13
LENEAR_LP:
ADD \#1,R13
; Increment counter

MOV R1,R1
; push X
MOV.L \#0,R12
; Clear register R12
REPEAT LOOP_S,LOOP_E,\#15
DIVOU ;Signless initialization
LOOP_S :
DIV1 R0,R1
; R1/R0
LOOP_E:
Rev. 1.0, 09/99, page 102 of 115


ROTCL
R12

MOVX.W @R4,X0
PCOPY X0,Y1

MOVX.W A0, @R4
MOV.W @R4,R0
MOV R11,R1

CMP /GT R14,R13
BF LENEAR_LP

MOVY.W A0,@R7 ; Store square root \(\sqrt{ } \mathrm{X}\)

EXIT: BRA
EXIT
;If set number of repeats has been performed, escape

FIN: MOV.L \#OUTPUT,R7

\section*{Data}

\section*{Execution Example}

The input values for X (INPUT) and the square root \(\sqrt{ } \mathrm{X}\) values calculated (OUTPUT) are shown in table 11.1.

Table 11.1 Square Root \(\sqrt{ } \mathbf{X}\) Calculation Results (3 Executions of Gradualization Equation)
\begin{tabular}{|c|c|c|c|c|}
\hline Input Value \(X\) (decimal) & Input Value X (hexadecimal) & Logical Value (decimal) \(\sqrt{ } \mathrm{X}\) & Logical Value (hexadecimal) \(\sqrt{ } \mathrm{X}\) & Output Value (hexadecimal) \(\checkmark\) X \\
\hline 0.9999 & H'7FFC & 0.99995 & H'7FFE & H'7FFF \\
\hline 0.99987 & H'7FFB & 0.99993 & H'7FFD & H'7FFD \\
\hline 0.85 & H'6CCD & 0.92195 & H'7602 & H'7602 \\
\hline 0.523 & H'42F1 & 0.72319 & H'5C91 & H'5C90 \\
\hline 0.34 & H'2BB5 & 0.5831 & H'4AA3 & H'4AA2 \\
\hline 0.136 & H'1168 & 0.36878 & H'2F34 & H'2F33 \\
\hline 0.087 & H'0B23 & 0.29496 & H'25C1 & H'25C1 \\
\hline 0.01 & H'0147 & 0.1 & H'OCCD & H'0CC9 \\
\hline 0 & H'0000 & 0 & H'0000 & H'0000 \\
\hline -0.7 & H'A667 & - & - & H'FFFF \\
\hline
\end{tabular}

\section*{Section 12 Square Mean Error}

\section*{Overview}

The square mean error of two variables, \(\mathrm{a}[\mathrm{i}]\) (16-bit components) and \(\mathrm{b}[\mathrm{i}]\) (16-bit components), is calculated.
\[
(\mathrm{i}=1,2, \ldots, \mathrm{n})
\]

\section*{Description}
1. Method of Obtaining Square Mean Error

In order to obtain the square mean error, first the error e[i] for the two variables, \(\mathrm{a}[\mathrm{i}]\) and \(\mathrm{b}[\mathrm{i}]\), must be considered. The relevant equation is given as equation (1) below.
\[
\begin{array}{rl}
{ }^{*} \mathrm{e} & \mathrm{e}[\mathrm{i}] \tag{1}
\end{array}=\mathrm{a}[\mathrm{i}]-\mathrm{b}[\mathrm{i}] .
\]

Next, the error distribution \(\mathrm{Se}^{2}\) is obtained. The error distribution \(\mathrm{Se}^{2}\) can be calculated by dividing the sum total of the squares of the errors e[i] by the number of components ( n ). The components of the squares of the errors e[i] can be expressed as follows.
\[
1 / \mathrm{n} \cdot \mathrm{e}\left[\mathrm{e}[]^{2}=1 / \mathrm{n} \cdot(\mathrm{a}[1]-\mathrm{b}[1])^{2}+\left(\mathrm{a}[2]-\mathrm{b}[2]^{2}+\cdots+(\mathrm{a}[\mathrm{n}]-\mathrm{b}[\mathrm{n}])^{2}\right.\right.
\]

The error distribution \(\mathrm{Se}^{2}\) can be obtained using equation (2) below.
\[
\begin{equation*}
\mathrm{Se}^{2}=1 / \mathrm{n} \cdot \sum_{\mathrm{i}=1}^{\mathrm{n}}(\mathrm{a}[\mathrm{i}]-\mathrm{b}[\mathrm{i}])^{2} \tag{2}
\end{equation*}
\]

The square mean error \(\mathrm{E}\left[\mathrm{Se}^{2}\right]\) is expressed as the square root of the error distribution \(\mathrm{Se}^{2}\). The relevant equation for obtaining the square mean error \(\mathrm{E}\left[\mathrm{Se}^{2}\right]\) is shown as equation (3) below.
\[
\begin{align*}
& \mathrm{E}\left[\mathrm{e}^{2}\right]=\sqrt{1 / \mathrm{n} \cdot \sum_{\mathrm{i}=1}^{\mathrm{n}}(\mathrm{a}[\mathrm{i}]-\mathrm{b}[\mathrm{i}])^{2}} .  \tag{3}\\
& \text { *1a[i]:16-bit} \\
& \quad \mathrm{b}[\mathrm{i}]: 16-\mathrm{bit} \\
& \quad \mathrm{e}[\mathrm{i}]: 16-\mathrm{bit}
\end{align*}
\]
2. Method of Storing Components of Variables \(a[i]\) and \(b[i]\)

On order to obtain the square mean error, it is first necessary to calculate the sum total of the squares of the errors e[i]. To increase processing speed, the components of \(\mathrm{a}[\mathrm{i}]\) and \(\mathrm{b}[\mathrm{i}]\) are stored in XRAM and YRAM ahead of time as shown in figure 12.1. Note that 0 is stored in VECTORA \(+2 n\), VECTORA \(+2 n+2\), VECTORB \(+2 n\), and VECTORB \(+2 n+2\) of XRAM and YRAM. The example program will not run properly if zeros are not stored in these locations. For division by the number of components \(n\), the numeric value \(1 / n\) is stored in XRAM. The actual program does not use a DSP instruction, but rather multiplies values by \(1 / \mathrm{n}\).


Figure 12.1 Memory Map of Storage of Variables a[i] and b[i], Etc.
3. Algorithm for Calculating Square Mean Error

The algorithm used to calculate the square mean error is described below.
(1) Perform initial settings.
(2) Set items (2) and (3) so that the number of repeats is number of elements \(n+2\). Two extra repeats are added since the following four instructions run in parallel.

Calculate \(\mathrm{e}[\mathrm{i}]^{2}+\sum_{\mathrm{j}=1}^{\mathrm{i}-1} \mathrm{e}[\mathrm{j}]^{2}\), calculate \(\mathrm{e}[\mathrm{i}]\), load \(\mathrm{a}[\mathrm{i}]\), load \(\mathrm{b}[\mathrm{i}]\)
(3) Calculate the error \(\mathrm{e}[\mathrm{i}]\) for \(\mathrm{a}[\mathrm{i}]\) and \(\mathrm{b}[\mathrm{i}]\).
(4) Divide \(\sum_{\mathrm{i}=1}^{\mathrm{n}}(\mathrm{a}[\mathrm{i}]-\mathrm{b}[\mathrm{i}])^{2}\), which was obtained using processes (2) and (3), by n .
(5) Calculate the square root of the input error distribution \(\mathrm{Se}^{2}\). This yields the square mean error and completes the processing. (For details, see 3. Algorithm for Fixed-point Square Root Calculation in 11. Square Root.)


Figure 12.2

\section*{Flowchart}


(5)

\section*{Main Program}

The example program calculates the square mean error using three components \(\{\mathrm{a}[\mathrm{i}], \mathrm{b}[\mathrm{i}](\mathrm{i}=1,2\), 3)
```

squ__ave.src
; *******************************************************************************************
;* Square mean routine
;*
;* a[i],b[i]
;*
;*******************************************************************************************
;*******************************************************************************************
;* Initial setting routine
; *******************************************************************************************
MAIN:
MOV.L \#VECTORA,R4
MOV.L \#SEIBUN_N,R5
MOV.L \#VECTORB,R6
;*******************************************************************************************
;* Error distribution calculation routine
; *******************************************************************************************
REPEAT LOOP_S,LOOP_E,\#5 ;Number of repeats is number of
vector a components + 2
PCLR A1
PCLR YO
PCLR AO
LOOP_S :
PADD A0,Y0,Y0 PMULS A1,A1,A0 MOVX.W @R4+,X0 MOVY.W @R6+,Y1;a[i],b[i]load
LOOP_E:
PSUB X0,Y1,A1
PCOPY Y0,A1 MOVX.W @R5,X1 ;1/3 load
PMULS X1,A1,A1
;0.33333 人 \Sigma(a[i] - b[i]) 2

```
```

;* Value to have square root calculated storage routine
MOV.L \#INPUT,R4
MOVX.W A1,@R4 ;
;*******************************************************************************************
;* Square root calculation routine
; *******************************************************************************************
; *******************************************************************************************
;*
Initial setting routine

```

Rev. 1.0, 09/99, page 110 of 115
\begin{tabular}{ll} 
MOV.L & \#EX_OUT,R5 \\
MOV.L & \#DAT,R6 \\
MOV.L & \#DAT2,R7
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{; *******************************************************************************************} \\
\hline ;* & Zero check of value to have & ulated routine \\
\hline \multicolumn{3}{|l|}{; *******************************************************************************************} \\
\hline MOV.W & @R4, R0 & \\
\hline CMP / EQ & \# 0, R0 & \\
\hline BF & ZERO_CH & \\
\hline & MOVX.W@R4, X0 & ; \({ }^{\prime}\) 'O load \\
\hline PCOPY X0,A0 & & ; \\
\hline BRA & FIN & ; End of processing \\
\hline NOP & & \\
\hline
\end{tabular}

```

;* Comparison of value to have square root calculated and F'7FFB
routine
MINUS_CH:

| MOV.W | @R4,R0 | ;X load |
| :--- | :--- | :--- |
| MOV.W | @R7,R1 | ;H'7FFB load |
| CMP/GT | R1,R0 | ;R0 > R1 ? |
| BF | EQU__SEL | ;If R1 is greater, jump |
| MOV.L | \#EX_OUT2,R5 |  |
|  |  |  |
| PCOPY X0,A0 |  |  |
| BRA |  |  |

```
```

EQU_SEL:
MOV.L \#DAT2,R7
MOV.W @R7,R1
CMP/GT R1,R0
BF Y0_PRO2
;*******************************************************************************************
;* Approximation equation (1) y0 calculation routine
;*********************************************************************************************
Y0_PRO1:
MOV.W @R4,R1
MOV.L
\#WORK, R4
PMULS X1,Y0,A1
PADD A1,Y1,A0
HIKAKU
NOP
;************************************************************************************************
;* Approximation equation (2) y0 calculation routine
;************************************************************************************************
Y0_PRO2:
MOV.L \#KINJI2,R6 MOVX.W @R4,X1 MOVY.W @R6+,Y0 ; Load input value X
(value to have square
root calculated) for use
in calculating
approximate square root
MOV.W @R4,R1
; Keep input value X
(value to have square
root calculated) in R1
MOV.L
\#WORK,R4
PMULS X1,Y0,A0
PSHA \#2,A0
;0.79057 < X
;(0.79057\timesX) < 4

```
; *******************************************************************************************
; *
                                    Comparison of approximate square root and value to have square root
calculated routine/Part 1

HIKAKU :

MOVX.W A0,@R4 ;Pass to CPU unit
\begin{tabular}{lll} 
MOV.W & @R4,R0 & \\
CMP/EQ & R0,R1 & ;Approximate square root \\
& & = input value \(X\) (value \\
& to have square root \\
& calculated)?
\end{tabular}

Rev. 1.0, 09/99, page 112 of 115

PSHA \#-1,A0 MOVY.W @R6,Y1 ;y0/2,0.5 load
PADD A0, Y1, A0 ;y0/2-0.5

BRA
FIN
NOP
\begin{tabular}{|c|c|}
\hline ```
;*
calculated routine/Part
``` & Comparison of approximate square root and value to have square root 2 \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{NOT_EQ:} \\
\hline CMP / GT & R0, R1 \\
\hline BF & NOT_GT \\
\hline & MOVX.W @R5, X0 ; H'FFFF load \\
\hline PCOPY X0,A0 & \\
\hline BRA & FIN \\
\hline \multicolumn{2}{|l|}{NOP} \\
\hline \multicolumn{2}{|l|}{;} \\
\hline \multicolumn{2}{|l|}{} \\
\hline ;* & Square root \(y\) calculation using gradualization equation routine \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{NOT_GT:} \\
\hline MOV.L & \#3,R14 ; Set number of repeats \\
\hline MOV.L & \#0,R13 \\
\hline \multicolumn{2}{|l|}{LENEAR_LP:} \\
\hline ADD & \#1,R13 ; Increment counter \\
\hline MOV & R1, R11 \\
\hline MOV.L & \#0,R12 \\
\hline REPEAT & DIV_S, DIV_E,\#15 \\
\hline DIVOU & ;Signless initialization \\
\hline \multicolumn{2}{|l|}{DIV_S:} \\
\hline DIV1 & R0,R1 ;R1/R0 \\
\hline \multicolumn{2}{|l|}{DIV_E:} \\
\hline ROTCL & R12 ; Store T bit \\
\hline MOV.W & R12, @R4 \\
\hline
\end{tabular} MOVX.W @R4,X0

PCOPY X0,Y1
PSHA \#-1,A0
PSHA \#-1,Y1
PADD A0,Y1,A0
MOVX.W A0,@R4
MOV.W @R4,R0
MOV R11,R1

CMP /GT R14,R13
BF LENEAR_LP

\section*{EXIT: BRA EXIT}

NOP
MAIN_E: NOP

\section*{Data}
```

;**********************************************************************************************
;*
Square mean calculation data (XRAM/YRAM)
; *********************************************************************************************
.SECTION XRAM,DATA,LOCATE=H'1000FFO0
VECTERA: .XDATA.W 0.5,0.125,0.5,0,0
SEIBUN_N: .XDATA.W 0.33333 ;1/number of components (n)
;* For calculating square root *
INPUT: .RES.W 1
WORK: .RES.W 1
EX_OUT: .DATA.W H'FFFF
EX_OUT2: .XDATA.W 1
.SECTION YRAM,DATA,LOCATE=H'1001FF00
VECTERB: .XDATA.W 0.25,0.0625,0.25,0,0
;; * For calculating square root *

| KINJI1: | .XDATA.W | $0.58579,0.41422,0.5$ | ;Approximation equation (1) |
| :--- | :--- | :--- | :--- |
| KINJI2: | .XDATA.W | 0.79057 | ;Approximation equation (2) |
| DAT1: | .DATA.W | H'7FFB |  |
| DAT2: | .XDATA.W | 0.1 |  |

```

\section*{Section 13 Effects of DSP Instructions on Program Performance}

The number of execution cycles required by each function program file is listed in tables 13.1 and 13.2.

The test conditions used for table 13.1 were as follows: an E8000 (SH7612) emulator was used, the main program of each program file was allocated to XRAM, and the data was allotted to XRAM and YRAM.

The test conditions used for table 13.2 were as follows: a simulator (SH-DSP) was used, the main program of each program file was allocated to XROM, and the data was allotted to XRAM and YRAM.

Table 13.1 Performance of Programs Employing DSP Instructions
\begin{tabular}{llll} 
Program Filename & Function & \begin{tabular}{l} 
No. of Execution \\
Cycles
\end{tabular} & Notes \\
\hline pmuls32.src & 32-bit multiplication & 116 & \\
\hline tri_fun.src & Trigonometric function & 62 & \\
\hline matrix.src & Matrix operation & 238 & \(3 \times 3\) matrix operation \\
\hline in_pro.src & Inner product & 15 & 3 -dmensional space vectors \\
\hline rout.src & Square root & 104 & \\
\hline squ_ave.src & Square mean error & 114 & \(\mathrm{n}=3\) (3 components) \\
\hline
\end{tabular}

Table 13.2 Performance of Programs Employing DSP Instructions
\begin{tabular}{llll} 
Program Filename & Function & \begin{tabular}{l} 
No. of Execution \\
Cycles
\end{tabular} & Notes \\
\hline pmuls32.src & 32-bit multiplication & 172 & \\
\hline tri_fun.src & Trigonometric function & 80 & \\
\hline matrix.src & Matrix operation & 378 & \(3 \times 3\) matrix operation \\
\hline in_pro.src & Inner product & 21 & 3 -dmensional space vectors \\
\hline rout.src & Square root & 272 & \\
\hline squ_ave.src & Square mean error & 292 & \(\mathrm{n}=3\) (3 components) \\
\hline
\end{tabular}

\section*{SH-DSP Software Application Note}

Publication Date: 1st Edition, September 1999
Published by: Electronic Devices Sales \& Marketing Group
Semiconductor \& Integrated Circuits
Hitachi, Ltd.
Edited by: Technical Documentation Group
UL Media Co., Ltd.
Copyright © Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.```


[^0]:    *1: Note that the name differs depending on the product.

