

SH7670 Group

Example of Setting for Transmission of Ethernet Frames

R01AN0302EJ0101 Rev. 1.01 Oct. 15, 2010

Summary

This application note describes an example of settings for connecting the Ethernet controller of the SH7670, SH7671, SH7672, and SH7673.

Target Device

SH7670 MCU

Contents

1.	Introduction	2
2.	Description of the Sample Application	3
3.	Sample Program Listing	3
4.	References	. 40



1. Introduction

1.1 Specifications

- In this sample program, ten Ethernet frames are received. After the transmission of each frame is completed, transmission of the next proceeds.
- The frame transmission complete interrupt is used to judge whether frame transmission has been completed or not.

1.2 Module Used

- Ethernet controller (EtherC)
- Ethernet controller direct memory access controller (E-DMAC)
- Interrupt controller (INTC)
- I²C bus interface 3 (IIC3)
- Pin function controller (PFC)

1.3 Applicable Conditions

MCU	SH7670
Operating Frequency	Internal clock: 200 MHz
	Bus clock: 66.6 MHz
	Peripheral clock: 33.3 MHz
Integrated Development	Renesas Electronics
Environment	High-performance Embedded Workshop Ver.4.03.00
C Compiler	Renesas Electronics SuperH RISC engine Family
-	C/C++ compiler package Ver.9.01 Release 01
Compiler Options	Default setting in the High-performance Embedded Workshop
	(-cpu=sh2afpu -fpu=single -debug -gbr=auto -global_volatile=0 -opt_range=all -infinite loop=0 -del vacant loop=0 -struct alloc=1)

1.4 Related Application Notes

For more information, refer to the following application notes:

- SH7670 Group Example of Initialization
- SH7670 Group Example of Setting for Automatic Negotiation by Ethernet PHY-LSI
- SH7670 Group Example of Setting for Reception of Ethernet Frames



2. Description of the Sample Application

This sample application employs an Ethernet controller (EtherC) and a direct memory access controller for Ethernet controller (E-DMAC).

2.1 Operational Overview of Module Used

Be sure to use the EtherC and E-DMAC modules to handle Ethernet communications for this LSI. The EtherC module controls the transmission and reception of Ethernet frames. E-DMAC specifically handles DMA transfer between its transmission/reception FIFO and data-storage areas (buffers) specified by the user.

2.1.1 Overview of the EtherC

This LSI has an on-chip Ethernet controller (EtherC) conforming to the Ethernet or the IEEE802.3 MAC (Media Access Control) layer standard. Connecting a physical-layer LSI (PHY-LSI) complying with this standard enables the Ethernet controller (EtherC) to perform transmission and reception of Ethernet/IEEE802.3 frames. This LSI has one MAC layer interface.

The Ethernet controller is connected to the direct memory access controller for Ethernet controller (E-DMAC) inside this LSI, and carries out high-speed data transfer to and from the memory.

Figure 1 shows a configuration of the EtherC.



Figure 1 Configuration of EtherC



2.1.2 Overview of the EtherC Transmitter

The EtherC transmitter assembles the transmit data on the frame and outputs to MII when there is a transmit request from the E-DMAC. The data transmitted via the MII is transmitted to the lines by PHY-LSI. Figure 2 shows the state transition of the EtherC transmitter.

The following describes the flow of operations in transmission.

- 1. When the transmit enable (TE) bit of the EtherC mode register (ECMR) is set, the EtherC transmitter enters the idle state.
- 2. (A) When a request for transmission is issued by the transmitter E-DMAC while half-duplex transfer has been selected, the EtherC module attempts to detect a carrier. If it does not detect a carrier, the EtherC module sends the preamble to the RMII after a transmission delay equivalent to the time required by the frame interval. If a carrier is detected, the EtherC module waits until the carrier disappears and then sends the preamble to the RMII after a transmission delay equivalent to the time required by the frame interval.

(B) Full-duplex transfer does not require carrier detection, so if this is selected, the preamble is sent as soon as the request for transmission is issued by the E-DMAC. In continuous transmission, however, the preamble is sent from the frame which has been transmitted at the last minute surely after a transmission delay equivalent to the time required by frame interval.

- 3. The EtherC transmitter sends the start frame delimiter (SFD), data, and cyclic redundancy check (CRC) code in sequence. At the end of transmission, the transmitter E-DMAC generates a frame transmission complete (TC) interrupt. If a collision occurs or the EtherC transmitter enters the carrier-not-detected state, an interrupt corresponding to the given state will be generated.
- 4. The EtherC transmitter enters the idle state and then, if there are more data for transmission, continues to transmit.



SH7670 Group

Example of Setting for Transmission of Ethernet Frames



Figure 2 EtherC Transmitter State Transitions



2.1.3 Overview of the E-DMAC

This LSI includes a direct memory access controller (E-DMAC) directly connected to the Ethernet controller (EtherC). The E-DMAC transfers data for transmission and reception between transmit/receive FIFO in the E-DMAC and data storage location (transmit/receive buffer) specified by the user using DMA transfer. Directly writing data to or reading data from the transmit/receive FIFO by the CPU is not possible. During DMA transfer, the E-DMAC refers to information called transmit and receive descriptors (details to be described in the next section); these are placed in memory by the user. The E-DMAC reads the descriptor information before transmitting or receiving an Ethernet frame, and follows the descriptor in reading data for transmission from the transmission buffer or writing received data to the receiving buffer. By setting up a number of consecutive descriptors (a descriptor list), it is possible to execute the consecutive transfer of multiple Ethernet frames. This E-DMAC function lightens the load on the CPU and enables efficiency in data transfer control.

Figure 3 shows the configuration of the E-DMAC, and of the related descriptors and buffers.

The E-DMAC has the following features;

- Equipped with two independent on-chip DMACs for transmission and reception
- The load on the CPU is reduced by means of a descriptor management system
- Transmit/receive frame status information is indicated in descriptors
- Block transfer by using DMA (16-byte units) achieves efficient utilization of the system bus
- Supports one-frame/one-descriptor, one-frame/multi-frame (multi-buffer) operation (see section 2.1.5)



Figure 3 Configuration of E-DMAC, and Descriptors and Buffers



2.1.4 Overview of E-DMAC Descriptors

When the E-DMAC performs DMA transfer, it employs descriptor information that includes the storage address for the data for transfer, etc. There are two types of descriptors: transmit descriptors and receive descriptors. When the TR bit in the E-DMAC transmit request register (EDTRR) is set to 1, the E-DMAC automatically starts reading a transmit descriptor. When the RR bit in the E-DMAC receive request register (EDRRR) is set to 1, the E-DMAC automatically starts reading a transmit descriptor. When the RR bit in the E-DMAC receive request register (EDRRR) is set to 1, the E-DMAC automatically starts reading a receive descriptor. The user must enter information related to the DMA transfer of Ethernet data in the transmit/receive descriptors before the transfer can proceed. After transmission or reception of an Ethernet frame has been completed, the E-DMAC switches the descriptor active/inactive bit (TACT bit for transmission, RACT bit for reception) to the inactive setting and indicates the result of transmission or reception in the status bits (TFS26 to TFS0 for transmission, RFS26 to RFS0 for reception).

Descriptors are placed in readable and writable memory, and the address where the first descriptors start (the addresses of the first descriptors of each type to be read by the E-DMAC) are set in the transmit descriptor list address register (TDLAR) and receive descriptor list address register (RDLAR). When multiple descriptors are set up in a descriptor list, the descriptors are placed in contiguous address ranges in accord with the descriptor length as indicated by bits DL1 and DL0 in the E-DMAC mode register (EDMR).



2.1.5 Overview of Transmit Descriptors

Figure 4 shows the relationship between a transmit descriptor and a transmit buffer.

In order from its first address, a receive descriptor consists of TD0, TD1, TD2 (each is a 32-bit unit), and padding. TD0 indicates whether the descriptor is active or inactive, describes the configuration of the descriptor, and contains state information. TD1 indicates the size of the transmit buffer to which the descriptor refers, and the length of the transmit frame (TDL). TD2 indicates the address where the transmission buffer starts. The length of padding is determined by the descriptor length as specified by bits DL0 and DL1 in the EDMR register.

According to the settings of transmit descriptors, either a single descriptor or multiple descriptors can specify a single frame of transmit data (one frame/one descriptor and one frame/multi-descriptor, respectively). As an example where the one frame/multi-descriptor type of setting may be useful, multiple descriptors might be set up for data in Ethernet frames which are used in transmission every time. Specifically, data for the destination and source addresses within the Ethernet frame may be shared among multiple descriptors, with the remaining data stored in individual buffers.



Figure 4 Relationship between Transmit Descriptor and Transmit Buffer



2.1.6 Example of Setting Transmit Descriptors

Figure 5 shows an example (one frame/one descriptor) where three transmit descriptors and three areas of the transmit buffer are in use. In this case, a single frame is transmitted in response to a single request for transmission. The transmit descriptors are simplified in the figure, with only TD0 being shown. Numbers (1), (2), etc. in the figure indicate the sequence of execution.

The Settings are as follows.

- 1. Due to one-frame/one-descriptor operation, the TFP1 and TFP0 bits of all descriptors are set to B'11.
- 2. Bits TACT, TFE, and TFS26 to TFS0 of individual descriptors are all set to 0 as the initial value.
- 3. In the first and second descriptors, the TDLE bit is set to 0. The TDLE bit of the third descriptor is set to 1, so the E-DMAC reads the first descriptor on completion of processing of the third descriptor. Settings like this can be used to arrange descriptors in a ring structure.
- 4. Although the following settings have been left out of figure 5, the data length of the transmission buffer referred to by the respective descriptors is set in TDL, and the addresses where individual areas of the transmit buffer start are set in TBA.
- 5. Since only one frame is transmitted in response to each request in this example, only the TACT bit of the first descriptor is set to 1 for the first transmission. For the next transmission, only the TACT bit of the second descriptor is set to 1.



Figure 5 Relationship between Transmit Descriptor and Transmit Buffer



2.1.7 Operation of the Sample Program

When the setting of the TE bit of the EtherC mode register (ECMR) is 1 and 1 is written to the transmit request (TR) bit in the E-DMAC transmit request register (EDTRR), the transmission section of the E-DMAC is activated. After a software reset of the EtherC and E-DMAC modules, the E-DMAC reads the descriptor indicated by the transmit descriptor list address register (TDLAR). If the setting of the TACT bit of that descriptor is 1 (active), the E-DMAC reads the frame of data for transmission in sequence from the first address for the transmit buffer as specified by TD2 of the transmit descriptor, and transfers it to the EtherC module.

The EtherC module creates a frame for transmission and starts transmitting it to the RMII. After DMA transfer equivalent to the buffer length specified in the descriptor, the value of the TFP bits determines further processing in the way described below.

- TFP = B'00 or B'10 (frame continuation): Writing back to the descriptor (to write 0 to the TACT bit) proceeds after the DMA transfer. The TACT bit of the next descriptor is then read.
- TFP = B'01 or B'11 (frame end): Writing back to the descriptor (to write 0 to the TACT bit or to write state information) proceeds after transmission of the frame is complete (writing of 0 or status to the TACT bit). The TACT bit of the next descriptor is then read.

If the TACT bit read from the next descriptor is 1, transmission of frames continues and the descriptor itself is read. If the TACT bit read from the next descriptor is 0 (inactive), the E-DMAC sets the TR bit in EDTRR to 0, and transmission ends. When 1 is written to the TR bit after its setting was 0, the transmission section of the E-DMAC is reactivated. In this case, however, the descriptor that is read will be that which follows the last descriptor to have been used in transmission.

Figure 6 shows an example of the flow of transmission (in the one-frame/one-descriptor and multiple-descriptor cases).



SH7670 Group



Figure 6 Sample Flow of Transmission



2.1.8 Procedure for Setting Module Used

This section describes an example of fundamental settings for reception of the Ethernet frames. Figures 7 and 8 show an example of flowchart for setting the reception of Ethernet frames.

START	
Reset the EtherC/E-DMAC	 The EtherC and E-DMAC modules are reset by software. by writing the SWR bit in E-DMAC mode register. Access to all Ethernet-related registers is prohibited while the software reset is being executed (which takes 64 cycles of internal bus clock).
¥	
Clear the transmit descriptor to 0	Areas of transmit descriptors on memory is cleared.
Clear the transmit buffer to 0	Areas of transmit buffers on memory is cleared.
Make an initial setting of the transmit discriptor	 The entire transmit-descriptor list is initialized. TD0: Bit TACT is set to 1 (valid). Bit TDLE is set to 1 in the last descriptor (and 0 in the others). Setting is not required for bit TFP because this item is written back by the E-DMAC. TD1: Bit RBL sets the maximum transmission byte length in the corresponding transmit buffer. Setting is not required for bit TDL because "this item is written back by the E-DMAC. TD2: Specifies the start address of the transmit buffer corresponding to each descriptor. The transmit buffer start address must be aligned with a longward boundary. When SDRAM is connected, it must be aligned with a 16-byte boundary. Padding area: This area is not used by the E-DMAC, but is freely available to the user.
Initialize the management pointer of the transmit descriptor	 Initializes pointer variable that manages the current descriptor. The start address of the transmit descriptor list is set as the initial value.
Set the E-DMAC mode register (EDMR)	 Slects whether or not the endian format is converted on data transfer by the E-DMAC. Decriptor length is set.
Set the transmit descriptor list address register (TDLAR)	 Sets the start address of the transmit descriptor list. Lower-order bits are set as follows according to the specified descriptor length. 16-byte boundary: TDLA[3:0] = 0000 32-byte boundary: TDLA[4:0] = 00000 64-byte boundary: TDLA[5:0] = 000000 Actual memory areas are also allocated on corresponding boundaries.
Set the transmit FIFO threshold register (TMCR)	 Specifies the threshold for data in the transmit FIFO at which the first transmission is started. In store-and-forward mode, this is set to H'00000000. Lowering the threshold value improves throughput, but this requires care to avoid an underflow of data for transmission.
Set the FIFO depth register (FDR)	• Sets the capacity of the transmit FIFO and receive FIFO. The setting is H'00000707, which selects the maximum capacity of 512 bytes.
Set the transmit interrupt register (TRIMD)	 The setting of the TIS bit in this register determines notification or non-notification of the completion of write-back for each transmitted frame. The TIS bit is set to 1, selecting notification of the completion of write-back for each transmitted frame.
Set the IPG register (IPGR)	 Sets the gap between packets. The setting is H'14 which selects a gap of 96 bit periods.

Figure 7 Example of a Flowchart for Ethernet Settings (1)







2.2 Operation of the Sample Program

This sample program employs the EtherC and the E-DMAC modules to transmit 10 Ethernet frames from the host personal computer at the other end. In this sample program, there are four transmit descriptors, and four areas of the transmit buffer each with 1,520 bytes.

Transmit descriptors are used in a ring structure. The frame transmit complete interrupt (TC) is used to determine when the transmission of one frame is completed and to start transmission of the next.

Data for transmission in the Ethernet frame (i.e., the frame with the exception of the preamble, start frame delimiter (SFD), and CRC section) needs to be prepared. The destination and source MAC addresses in the header must be changed to the MAC addresses of the devices in use. Note that the EtherC module does not check the source MAC address.

Figure 9 shows operating environment of the sample program, and figure 10 shows a format of the Ethernet frame.



Figure 9 Operating Environment of the Sample Program



Figure 10 Ethernet Frame Format



2.3 Definition of Descriptors Used in the Sample Program

The E-DMAC does not use the padding area of a descriptor; this area is freely available to the user. In this sample program, this area is used to specify the address where the next descriptor starts, and this in conjunction with software is used to arrange the descriptors in a ring structure.

Figure 11 shows the definition of the transmit-descriptor structure in the sample program and an example of how the array of transmit descriptors is used.



Figure 11 Definition of Transmit Descriptor and Usage Example of Transmit Descriptor Array



2.4 Sequence of Processing by the Sample Program

Figures 12 to15 show the flow of processing in the sample program. Although descriptors and the various registers of the EtherC and E-DMAC modules are initially set up for reception, processing for reception is not performed.

For details on the automatic negotiation function phy_autonego, see the application note "SH7670 Example of Setting for Automatic Negotiation by Ethernet PHY-LSI (REJ06B0800)".



Figure 12 Flow of Handling in the Sample Program (1)





Figure 13 Flow of Handling in the Sample Program (2)





Figure 14 Flow of Handling in the Sample Program (3)





Figure 15 Flow of Handling in the Sample Program (4)



Example of Setting for Transmission of Ethernet Frames



Figure 16 Flow of Handling in the Sample Program (5)



3. Sample Program Listing

3.1 Sample program list "main.c" (1)

```
1
2
        DISCLAIMER
3
     * This software is supplied by Renesas Electronics Corporation and is only
4
       intended for use with Renesas products. No other uses are authorized.
5
6
7
       This software is owned by Renesas Electronics Corporation and is protected under
       all applicable laws, including copyright laws.
8
9
10
     *
       THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
     * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
11
       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
12
13
        PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14
     *
        DISCLAIMED.
15
16
       TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
     * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
17
18
     * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
     * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
19
20
       AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
     *
22
       Renesas reserves the right, without notice, to make changes to this
23
       software and to discontinue the availability of this software.
24
     ^{\ast} \, By using this software, you agree to the additional terms and
25
     * conditions found by accessing the following link:
     * http://www.renesas.com/disclaimer
26
    ****
27
28
     * Copyright (C) 2007(2010) Renesas Electronics Corporation. All rights reserved.
     29
30
       System Name : SH7671 Sample Program
     * File Name : main.c
31
     * Abstract : Setting for Transmission of Ethernet Frames
32
     * Version : 1.00.01
33
                : SH7671
     * Device
34
        Tool-Chain : High-performance Embedded Workshop (Ver.4.03.00).
35
36
     *
                  : C/C++ compiler package for the SuperH RISC engine family
     *
37
                  :
                                           (Ver.9.01 Release01).
     * OS
38
                 : None
     * H/W Platform: M3A-HS71(CPU board)
39
40
       Description :
    41
       History
42
                 : Jul.04,2007 ver.1.00.00
43
                  : Apr.07,2010 ver.1.00.01 Changed the company name and device name
     44
45
    #include "iodefine.h"
    #include "defs.h"
46
47
    #include "ether.h"
48
    /* **** Prototype Declaration **** */
49
50
    void main(void);
51
```



3.2 Sample program list "main.c" (2)

```
/* **** Variable Declaration **** */
52
53
     static unsigned char s_frame[] = {
      0xff,0xff,0xff,0xff,0xff, /* Destination MAC address
54
                                                              * /
      0x00,0x01,0x02,0x03,0x04,0x05, /* Source MAC address (00:01:02:03:04:05)*/
55
56
      0x08,0x06,
                              /* Type (ARP)
                                                           */
57
      0x00,0x01,
                              /* +--H/W type= Ethernet
                                                           */
58
      0x08,0x00,
                              /* +--Protocol type= IP
                                                           */
                                                              */
59
      0x06,0x04,
                              /* +--HW/protocol address length
                                                           * /
60
     0x00,0x01,
                              /* +--OPCODE= request
      0x00,0x01,0x02,0x03,0x04,0x05, /* +--Source MAC address (00:01:02:03:04:05) */
61
62
      0xc0,0xa8,0x00,0x03, /* +--Source IP address (192.168.0.3) */
      0x00,0x00,0x00,0x00,0x00,0x00, /* +--Inquiry MAC address
                                                            * /
63
      0xc0,0xa8,0x00,0x05, /* +--Inquiry IP address (192.168.0.5) */
64
65
     };
66
     67
     * ID
          :
68
      * Outline
69
               : Ethernet transmission sample program main function
70
      *_____
71
      * Include
               : #include "iodefine.h"
72
      *_____
      * Declaration : void main(void)
73
74
      *_____
75
      * Function : On-chip ethernet controller (EtherC) and the dynamic memory access controller
76
                : (E-DMAC) for the ethernet controller is used to transmit Ethernet frame.
77
                : RTL8201CP from REALTEK is used for the PHY module.
                : Multiple planes of transmit scripter is used for continuous transmission.
78
79
      *_____
80
      * Argument
                : void
81
      *_____
82
      * ReturnValue : void
83
      *_____
      * Notice : Mac address acquired from EEPROM is not reflected on the transmission frame.
84
     85
86
     void main(void)
87
    {
      int i;
88
89
      int ret;
90
     /* ==== Ethernet initial setting ==== */
91
      ret = lan_open();
92
      if( ret == OPEN_OK ){
93
94
       /* ==== 10-frame transmission start ==== */
95
       for(i=0; i<10; i++){</pre>
96
          /* ----transmission ---- */
97
          ret = lan_send( s_frame, sizeof(s_frame) );
          if( ret != SEND_OK ){
98
99
             break;
100
          }
101
       }
102
      }
      /* ==== Ethernet transmission and reception stop ==== */
103
104
      lan_close();
105
     }
106
     /* End of file */
```



```
3.3 Sample program list "ether.c" (1)
```

```
1
        DISCLAIMER
2
3
       This software is supplied by Renesas Electronics Corporation and is only
4
5
       intended for use with Renesas products. No other uses are authorized.
6
       This software is owned by Renesas Electronics Corporation and is protected under
7
     *
       all applicable laws, including copyright laws.
8
9
       THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
10
     *
       REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
11
       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
12
       PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
13
14
       DISCLAIMED.
15
16
    * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
     * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
17
     * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
       FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20
        AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
     * Renesas reserves the right, without notice, to make changes to this
22
     ^{\ast} \, software and to discontinue the availability of this software.
23
     * By using this software, you agree to the additional terms and
24
25
     * conditions found by accessing the following link:
     * http://www.renesas.com/disclaimer
26
     27
28
     * Copyright (C) 2008(2010) Renesas Electronics Corporation. All rights reserved.
     29
     *
30
       System Name : SH7671 Sample Program
       File Name : ether.c
31
32
     * Abstract : Setting for Transmission of Ethernet Frames
     * Version
                : 1.00.01
33
                : SH7671
       Device
34
35
     *
        Tool-Chain : High-performance Embedded Workshop (Ver.4.03.00).
     *
                 : C/C++ compiler package for the SuperH RISC engine family
36
37
                                          (Ver.9.01 Release01).
                  :
     * OS
38
                 : None
     * H/W Platform: M3A-HS71(CPU board)
39
     * Description :
40
     41
                  : Mar.05,2008 ver.1.00.00
42
        Historv
43
                  : Apr.07,2010 ver.1.00.01 Changed the company name and device name
     44
45
    #include "machine.h"
46
    #include "string.h"
47
    #include "iodefine.h"
    #include "defs.h"
48
49
    #include "phy.h"
50
    #include "ether.h"
51
    #include "siic.h"
52
```

3.4 Sample program list "ether.c" (2)

```
/* **** Macro declaration **** */
53
54
    #define DEVADDR_EEPROM 0
                                     /* Depends on the EEPROM PIN setting */
                                 /* MAC address storage location in EEPROM */
55
    #define ROMADDR_MAC
                        0
    #define DEFAULT_MAC_H 0x00010203
                                 /* For debugging */
56
57
    #define DEFAULT_MAC_L 0x00000405
58
    #define MACSET_OK
                    0
59
    #define MACSET_NG
                         -1
60
    /* **** Prototype declaration **** */
61
62
    void main(void);
63
    void lan_send_handler( unsigned long status );
    static void lan_desc_create( void );
64
65
    static void lan_reg_reset( void );
66
    static void lan_reg_set( int link );
67
    static int lan_set_mac( void );
68
    /* **** Variable declaration **** */
69
70
    /* ---- Discriptor ---- */
                            /* Allocate to 16-byte boundary */
71
    #pragma section ETH_DESC
72
    73
    #pragma section
74
    /* ---- Buffer ---- */
                                    /* Allocate to 16-byte boundary */
75
    #pragma section ETH_BUFF
    76
77
    #pragma section
78
    /* ---- MAC address ---- */
79
    static unsigned long my_macaddr_h;
    static unsigned long my_macaddr_l;
80
81
    /* ---- Others ---- */
    82
83
```



3.5 Sample program list "ether.c" (3)

```
84
85
    * ID
             :
86
    * Outline
              : Ethernet open function
87
    *_____
    * Include
88
              : #include "iodefine.h"
89
              : #include "phy.h"
90
              : #include "ether.h"
91
    *_____
92
    * Declaration : int lan_open(void)
93
    *_____
94
    * Function : Initialize E-DMAC, EtherC, PHY, and buffer memory
95
               : Initialization required for Ethernet is done within the function, and
96
              : transmit/receive is enabled. If this fails, an error is returned.
97
    *_____
98
    * Argument
              : void
99
    *_____
100
    * ReturnValue : OPEN_OK(0) : Open successful
              : OPEN_NG(-1) : Open failed
101
    *_____
102
103
    * Notice
              :
    104
105
   int lan_open(void)
106
   {
107
     int link;
108
     /* ==== PFC setting ==== */
109
    // PORT.PBCRL1.BIT.PB6MD = 1; /* Setting for using the DK30686 board */
110
    PORT.PCCRH1.WORD = 0x0155; /* EtherC function */
111
     PORT.PCCRL1.WORD = 0x5555;
112
113
    PORT.PCCRL2.WORD = 0x5555;
114
     /* ==== Release EtherC/EDMAC module standby mode ==== */
115
    CPG.STBCR4.BIT.MSTP40 = 0;
     /* ==== EtherC,E-DMAC halted === */
116
     lan_reg_reset();
117
118
      /* ==== Buffer initialization ==== */
119
     lan_desc_create();
120
     /* ==== Acquire MAC address ==== */
121
     lan_set_mac();
122
     /* ==== EtherC,E-DMAC setting ==== */
     link = phy_autonego(); /* Check duplex mode */
123
124
     if( link == NEGO_FAIL ){
125
      return OPEN_NG; /* OPEN failed */
126
     }
127
    else{
128
      lan_reg_set(link);
129
     }
130
     return OPEN_OK;
131 }
```



3.6 Sample program list "ether.c" (4)

```
132
133
   * ID
          :
134
   * Outline
          : Ethernet close function
   *_____
135
   *---
* Include
136
          : #include "iodefine.h"
137
           : #include "ether.h"
138
   *_____
   * Declaration : int lan_close(void)
139
140
   *_____
141
   * Function
          : EDMAC/EtherC EDMAC/EtherC halted
142
           : Clock supply to EDMAC/EtherC stops
   *_____
143
144
   * Argument
           : void
   *_____
145
146
   * ReturnValue : int CLOSE_OK( 0) : Close successful
147
           : CLOSE_NG(-1) : Close failed
   *_____
148
   * Notice
          :
149
   150
151
   int lan_close( void )
152
  {
153
    int i;
154
    /* ==== Reset EtherC,E-DMAC === */
155
156
   lan_reg_reset();
157
    /* ==== EtherC,E-DMAC halted === */
158
    CPG.STBCR4.BIT.MSTP40 = 1;
159
    /* ==== E-DMAC-related interrupts are disabled=== */
160
    INTC.IPR12.BIT._ETC = 0;
161
162
   return CLOSE_OK;
163 }
164
   165
166
   * ID
        :
   * Outline
           : Frame transmission function
167
   *_____
168
   * Include
169
          : #include "ether.h"
170
   *
           : #include "iodefine.h"
   *_____
171
   * Declaration : int lan_send( unsigned char *addr, int flen )
172
173
   *_____
174
   * Function
           : Specified frame is copied and transmitted to the buffer registered
175
           : in the transmit descriptor. Wait processing continues until transmission
176
           : is completed. For safety, EDMAC is periodically monitored.
177
   *_____
178
   * Argument
           : None
   *_____
179
180
   * ReturnValue : SEND_OK(0)
                  : Registration successful
181
           : SEND_NG(-1) : Registration failed
182
   *_____
183
   * Notice
           :
   184
```



3.7 Sample program list "ether.c" (5)

```
185
       int lan_send( unsigned char *addr, int flen )
186
      {
187
        int i;
188
        int t1ms = 0;
189
        int t400ms = 0;
190
191
        /* ==== Check that data is not being transmitted ==== */
        while( desc.pSend_top->td0.BIT.TACT == 1 ){
192
193
         ;/* wait */
194
       }
195
        /* ==== Set the flag for transmission in process ==== */
196
        f_send = 1;
                                                       /* Clear by transmit-end interrupt */
197
198
        /* ==== Updated transmit descriptor ==== */
199
        memcpy( desc.pSend_top->td2.TBA, addr, flen ); /* Transmitted data */
200
        if( flen < 60 ){
                                                          /* Minimum frame of 60 bytes */
         memcpy( (desc.pSend_top->td2.TBA)+flen, 0, 60-flen ); /* Padding */
201
202
         flen = 60;
203
         }
204
        desc.pSend_top->tdl.TDL = flen; /* Data length" */
205
        desc.pSend_top->td0.BIT.TACT = 1; /* Transmission enabled */
206
207
       /* ==== Activate if transmission is stopped ==== */
208
        if( EDMAC.EDTRR.BIT.TR == 0 ){ /* Check by reading data */
209
              EDMAC.EDTRR.BIT.TR = 1;
210
         }
        /* ==== Check transmission completion ==== */
211
212
        while( f_send ){
213
         for( i=LOOP_100us; i>0; i-- ){
              ;/* 100us wait */
214
215
          }
216
          /* ---- Check descriptor when 1 ms elapsed ---- */
217
          if( ++t1ms > 10 ){
218
             tlms = 0;
219
             if( desc.pSend_top->td0.BIT.TACT == 0 ){
220
                 break;
221
             }
222
         }
         /* ---- If 400 ms has elapsed judge that EDMAC operation stopped ---- */
223
         if( ++t400ms > 4000)
224
225
            t400ms = 0;
226
              return SEND_NG;
227
         }
228
         }
229
         /* ==== Update current pointer ==== */
230
        desc.pSend_top = desc.pSend_top->pNext;
231
232
        return SEND_OK;
233
     }
234
```



3.8 Sample program list "ether.c" (6)

```
235
236
     * ID
               :
237
     * Outline
               : Descriptor configuration function
     *_____
238
     * Include
239
               : #include "ether.h"
240
     *_____
241
     * Declaration : static void lan_desc_create( void )
242
     *_____
243
     * Function : Initialize transmit/receive buffer required for Ethernet and
244
               : initialize descriptor. One frame/one buffer is assumed.
245
     *_____
246
     * Argument
               : void
247
     *_____
248
     * ReturnValue : void
249
     *_____
250
     * Notice
                :
     251
252
   static void lan_desc_create( void )
253
     {
254
      int i;
255
      /* ==== Descriptor area configuration ==== */
256
     /* ---- Memory area ---- */
257
     memset(&desc, 0, sizeof(desc) );
     /* ---- Transmit descriptor ---- */
258
259
     for(i=0; i<NUM_OF_TX_DESCRIPTOR; i++) {</pre>
260
       desc.send[i].td2.TBA = buf.send[i]; /* TD2 */
                                    /* TD1 */
261
       desc.send[i].td1.TDL = 0;
       262
       if( i != (NUM_OF_TX_DESCRIPTOR-1) ){
263
                                      /* pNext */
264
          desc.send[i].pNext = &desc.send[i+1];
265
       }
266
      }
267
      desc.send[i-1].td0.BIT.TDLE = 1;
268
      desc.send[i-1].pNext = &desc.send[0];
269
      /* ---- Receive descriptor ---- */
270
     for(i=0; i<NUM_OF_RX_DESCRIPTOR; i++){</pre>
                                      /* RD2 */
271
      desc.recv[i].rd2.RBA = buf.recv[i];
272
      desc.recv[i].rd1.RBL = SIZE_OF_BUFFER; /* RD1 */
                                     /* RD0:1frame/1buf reception enabled */
273
      desc.recv[i].rd0.LONG= 0xb000000;
                                     /* pNext */
274
       if( i != (NUM_OF_RX_DESCRIPTOR-1) ){
275
          desc.recv[i].pNext = &desc.recv[i+1];
276
       }
277
      }
278
      desc.recv[i-1].rd0.BIT.RDLE = 1;
                                           /* Set the last descriptor */
279
      desc.recv[i-1].pNext = &desc.recv[0];
280
      /* ---- Initialize descriptor management information ---- */
281
282
      desc.pSend_top = &desc.send[0];
283
      desc.pRecv_end = &desc.recv[0];
284
285
      /* ==== Buffer area configuration ==== */
286
      /* ---- Clear the area ---- */
287
      memset(&buf, 0, sizeof(buf) );
288
```



3.9 Sample program list "ether.c" (7)

* Outline	• : EtherC,E-DMAC registers initialization function
* * Include	: #include "iodefine.h"
*	~
* Declaration *	: static void lan_reg_reset(void)
* Function	: Reset EtherC and E-DMAC registers
*	: Secure a reset period of Bf \cdot 4 cycles or more within the function
* Argument	: void
*	
* ReturnValue	: void
** * Notice	:
*""FUNC COMMEN	T END""***********************************
static void la	n_reg_reset(void)
{	
volatile int	: j = 100; /* Wait for Bf • 4 cycles */
/* Soft	ware reset */
EDMAC.EDMR.E	BIT.SWR = 1;
/* Secu	are reset period */
while(i){	
wiiii 2 2 7 7 7 7	
/* Wait for	r Bf • 4 cycles */
/* Wait fo	r Bf • 4 cycles */
/* Wait fo }	r Bf·4 cycles */
/* Wait fo } } /*"FUNC COMME	r Bf•4 cycles */ NT""********
<pre>/* Wait fo } /* "FUNC COMME * ID</pre>	r Bf•4 cycles */ ENT""***********************************
<pre>/* Wait fo } /* "FUNC COMME * ID * Outline</pre>	r Bf·4 cycles */ NT""***********************************
<pre>/* Wait fo /* Wait fo } /*""FUNC COMME * ID * Outline ** Include</pre>	<pre>r Bf • 4 cycles */</pre>
<pre>/* Wait fo } /* "FUNC COMME * ID * Outline ** Include *</pre>	<pre>r Bf · 4 cycles */ NT" "***********************************</pre>
<pre>/* Wait fo } /* "FUNC COMME * ID * Outline ** Include * *</pre>	<pre>r Bf · 4 cycles */ ENT" "***********************************</pre>
<pre>/* Wait fo } /* "FUNC COMME * ID * Outline ** Include * *</pre>	<pre>r Bf · 4 cycles */ CNT" "***********************************</pre>
<pre>/* Wait fo } /* "FUNC COMME * ID * Outline ** * Include * * * * * * * * * Declaration **</pre>	<pre>r Bf · 4 cycles */ NTT" "**********************************</pre>
<pre>/* Wait fo } /* "FUNC COMME * ID * Outline ** Include * * * Declaration ** * Function</pre>	<pre>r Bf · 4 cycles */ CNT" "***********************************</pre>
<pre>/* Wait fo /* Wait fo } /* "FUNC COMME * ID * Outline ** Include * * * * * Declaration ** * Function *</pre>	<pre>r Bf · 4 cycles */ NTT" "**********************************</pre>
<pre>/* Wait fo /* Wait fo } /* "FUNC COMME * ID * Outline ** Include * * * Declaration ** Function * ******************************</pre>	<pre>r Bf · 4 cycles */ ENT" "***********************************</pre>
<pre>/* Wait fo /* Wait fo } /* "FUNC COMME * ID * Outline ** Include * * * Declaration ** Function * * Argument *</pre>	<pre>r Bf · 4 cycles */ NT" "***********************************</pre>
<pre>/* Wait fo /* Wait fo } /* "FUNC COMME * ID * Outline ** Include * * * Declaration * Function * * Argument * **</pre>	<pre>r Bf · 4 cycles */ NTT" "**********************************</pre>
<pre>/* Wait fo /* Wait fo /* "FUNC COMME * ID * Outline ** * Include * * * * * * * * * * * * * * * * * * *</pre>	<pre>r Bf · 4 cycles */ NT" "***********************************</pre>
<pre>/* Wait fo /* Wait fo /* "FUNC COMME * ID * Outline ** * Include * * * Declaration * ** * Function * * * Argument * * * ReturnValue **</pre>	<pre>r Bf • 4 cycles */ NT""***********************************</pre>



3.10 Sample program list "ether.c" (8)

```
static void lan_reg_set( int link )
337
338
      {
        /* ==== EDMAC ==== */
339
        EDMAC.EDMR.LONG = 0 \times 00000000;
                                               /* Endian not changed (big endian) */
340
341
                                               /* descriptor length is 16 bytes */
342
        EDMAC.TDLAR = &desc.send[0];
                                               /* Transmit descriptor start */
343
        EDMAC.RDLAR = &desc.recv[0];
                                               /* Receive descriptor start */
        EDMAC.TRSCER.LONG = 0x00000000;
344
                                                   /* Copy all status to descriptor */
345
        EDMAC.TFTR = 0 \times 00;
                                              /* Transmit FIFO threshold: store&forward */
346
        EDMAC.FDR.BIT.TFD = 1;
                                              /* Receive FIFO threshold: store&forward */
347
        EDMAC.FDR.BIT.RFD = 1;
                                              /* Transmit FIFO capacity of 512 bytes */
        EDMAC.RMCR.BIT.RNC = 1;
                                               /* Receive FIFO capacity of 512 bytes */
348
        349
                                               /* Continuous reception enabled */
350
        EDMAC.FCFTR.LONG = 0 \times 00070000;
                                               /* Operation continues on FIFO error */
        EDMAC.TRIMD.BIT.TIS = 1; /* Flow control threshold setting, disabled by EtherC */
351
352
        /* ==== EtherC ==== */
        EtherC.ECMR.LONG = 0 \times 00000000;
                                                /* Flow control disabled */
353
354
                                                /* CRC frame is recognized as an error */
355
                                                /* Magic Packet detection is disabled */
356
                                                /* Reception disabled */
357
                                                /* Transmission disabled */
358
                                                /* No internal loopback */
359
                                                /* No external loopback */
360
                                                /* Duplex mode (half-duplex mode) */
361
                                                /* No promiscuous-mode operation */
362
        if( link == FULL_TX || link == FULL_10M ){
363
          EtherC.ECMR.BIT.DM = 1;
                                          /* Set to full-duplex mode */
364
        }
365
        EtherC.MAHR = my_macaddr_h;
                                               /* MAC address setting */
366
       EtherC.MALR = my_macaddr_l;
367
       EtherC.RFLR = 0 \times 000;
                                               /* Maximum receive frame length of 1518 bytes */
368
       EtherC.IPGR = 0x14;
                                               /* Gap between packets (96-bit period) */
369
        /* ==== Interrupt-related ==== */
370
       EDMAC.EESR.LONG = 0x47FF0F9F;
                                                   /* Clear all status ( clear by writing 1) */
371
        EDMAC.EESIPR.LONG = EDMAC_EESIPR_INI_SEND | EDMAC_EESIPR_INI_RECV |
     EDMAC_EESIPR_INI_EtherC;
       /* Transmit/receive enable setting */
372
373
       EtherC.ECSR.LONG = 0x00000017; /* Transmit/receive and EtherC interrupts enabled */
374
       EtherC.ECSIPR.LONG = EtherC_ECSIPR_INI; /* Enable interrupts */
       INTC.IPR12.BIT._ETC = 5; /* E-DMAC(EINT0) interrupt priority level */
375
376
        /* ==== Set to enable transmission/reception ==== */
377
        /* ---- EtherC ---- */
                                             /* Reception enabled */
378
        EtherC.ECMR.BIT.RE = 1;
379
                                              /* Transmission enabled */
        EtherC.ECMR.BIT.TE = 1;
380
        /* ---- E-DMAC ---- */
381
        if(EDMAC.EDRRR.BIT.RR == 0){
382
         EDMAC.EDRRR.BIT.RR = 0;
                                          /* Reception disabled */
383
        }
384
      }
```



3.11 Sample program list "ether.c" (9)

* ID	:
* Outline *	: Transmit interrupt function
* Include	: #include "iodefine.h"
*	: #include "ether.h"
* Declaration	: void lan_send_handler(unsigned long status)
* * Function *	: Interrupt handler related to transmission regarding EDMAC(EESR) :
* * Argument	: unsigned long status : I : EESR state (interrupt-enabled bits only
* ReturnValue	: None
*""FUNC COMME void lan_send	NT END""***********************************
/* ==== Cle f_send = 0;	ar the flag for transmission in progress ==== */
}	
} /*""FUNC COMM * TD	ENT " " * * * * * * * * * * * * * * * * *
} /*""FUNC COMM * ID * Outline	ENT""***********************************
} /*""FUNC COMM * ID * Outline * * Include	ENT""***********************************
} /*""FUNC COMM * ID * Outline * * Include *	ENT""***********************************
<pre>} /*""FUNC COMM: * ID * Outline ** * Include * ** * Declaration **</pre>	<pre>ENT""***********************************</pre>
<pre>} /*""FUNC COMM * ID * Outline ** * Include * ** * Declaration * Function * *</pre>	ENT""***********************************
<pre>} /*""FUNC COMM * ID * Outline ** * Include * * Declaration * * Function * * * Argument * ** *</pre>	<pre>ENT""***********************************</pre>
<pre>} /*""FUNC COMM * ID * Outline ** * Include * * * Declaration * * Function * * * Argument * * ReturnValue * ** *</pre>	ENT""***********************************
<pre>} /*""FUNC COMM! * ID * Outline ** * Include * * * Declaration * * Declaration * * Punction * * Argument * * ReturnValue * * Notice *""FUNC COMME! void lan_recv</pre>	<pre>ENT""***********************************</pre>
<pre>} /*""FUNC COMM! * ID * Outline ** * Include * ** * Declaration * ** * Function * * Argument ** * ReturnValue ** * Notice *""FUNC COMME void lan_recv {</pre>	ENT""***********************************



3.12 Sample program list "ether.c" (10)

* 10	:		
* Outline : EtherC interrupt function			
*			
* Include	: #include "iodefine.h"		
* : #include "ether.h" *			
* Declaration	: void lan_etherc_handler(unsigned long status)		
* * Function	: Interrupt handler regarding EtherC(ECSR)		
*	:		
* Argument	: unsigned long status : I : ECSR state (interrupt-enabled bits onl		
* ReturnValue	: none		
* Notico	· Nothing is done by this sample task		
* NOLICE	• NOCHING IS done by this sample task		
* "FUNC COMMEN	I END		
and defined and the second			
void lan_ether ,	c_handler(unsigned long status)		
void lan_ether { \	c_handler(unsigned long status)		
void lan_ether { }	c_handler(unsigned long status)		
<pre>void lan_ether { } /*""FUNC COMME</pre>	c_handler(unsigned long status)		
<pre>void lan_ether { } /*""FUNC COMME * ID</pre>	c_handler(unsigned long status) NT""***********************************		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline</pre>	c_handler(unsigned long status) NT""***********************************		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline *</pre>	c_handler(unsigned long status) NT""***********************************		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include</pre>	c_handler(unsigned long status) NT""***********************************		
<pre>void lan_ether { } /*""FUNC COMME * ID * Outline ** Include *</pre>	c_handler(unsigned long status) NT""***********************************		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** Declaration</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline * * Include ** * Declaration *</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** Declaration ** Function</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** Declaration ** * Function **</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** * Declaration ** * Function ** * Argument</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** * Function ** * Argument *</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** Function ** * Function ** * Argument ** * ReturnValue</pre>	<pre>c_handler(unsigned long status) NT""***********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** * Declaration ** * Function ** * Argument ** * ReturnValue *</pre>	<pre>c_handler(unsigned long status) NT""**********************************</pre>		
<pre>void lan_ether { /*""FUNC COMME * ID * Outline ** Include ** Punction * Function * Argument ** ReturnValue * **</pre>	<pre>c_handler(unsigned long status) NT""**********************************</pre>		



3.13 Sample program list "ether.c" (11)

```
static int lan_set_mac( void )
468
469
      {
470
        volatile int ret, i;
471
        unsigned char buf[10];
472
473
        /* ==== EEPROM driver initial setting ==== */
474
        siic_Init_Driver();
475
        /* ==== Read data from EEPROM ==== */
476
       ret = siic_EepRomRW(DEVADDR_EEPROM, ROMADDR_MAC, 6, buf, SIIC_MODE_EEP_READ);
477
       if (ret < SIIC_OK) {
478
         /* ---- Read failed ---- */
479
         my_macaddr_h = DEFAULT_MAC_H;
480
         my_macaddr_l = DEFAULT_MAC_L;
481
         return MACSET_NG;
482
         }
483
        do{
484
         ret = siic_Chk_Eep();
485
         if( ret < SIIC_OK ){
            /* ---- Read failed ---- */
486
487
             my_macaddr_h = DEFAULT_MAC_H;
488
             my_macaddr_l = DEFAULT_MAC_L;
489
             return MACSET_NG;
490
         }
491
       }while( ret != SIIC_OK);
492
        /* ---- Read successful ---- */
493
        for(i=0; i<6; i++){</pre>
494
         if( buf[i] != 0xff ){
              break;
495
496
         }
497
         }
498
        if( i == 6 ){
499
         /* ---- Set the default value when EEPROM is not set ---- */
500
         my_macaddr_h = DEFAULT_MAC_H;
501
          my_macaddr_l = DEFAULT_MAC_L;
502
         }
503
       else{
504
         /* ---- Set the read address ---- */
505
        my_macaddr_h = buf[0];
        my_macaddr_h <<= 8;
506
507
        my_macaddr_h |= buf[1];
508
         my_macaddr_h <<= 8;
509
          my_macaddr_h |= buf[2];
510
        my_macaddr_h <<= 8;
511
        my_macaddr_h |= buf[3];
512
        my_macaddr_l = buf[4];
513
        my_macaddr_l <<= 8;</pre>
514
         my_macaddr_1 |= buf[5];
       }
515
516
        return MACSET_OK;
517
     }
518
      /* End of file */
519
```

3.14 Sample program list "ether.h" (1)

```
1
2
        DISCLAIMER
3
       This software is supplied by Renesas Electronics Corporation and is only
4
5
       intended for use with Renesas products. No other uses are authorized.
6
        This software is owned by Renesas Electronics Corporation and is protected under
7
     *
        all applicable laws, including copyright laws.
8
9
       THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
10
     *
11
       REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
12
       PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
13
14
        DISCLAIMED.
15
16
     * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
     * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
17
     * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
       FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20
        AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
     * Renesas reserves the right, without notice, to make changes to this
22
     ^{\ast} \, software and to discontinue the availability of this software.
23
     * By using this software, you agree to the additional terms and
24
25
     * conditions found by accessing the following link:
     * http://www.renesas.com/disclaimer
26
     27
28
     * Copyright (C) 2007(2010) Renesas Electronics Corporation. All rights reserved.
     29
     *
30
       System Name : SH7671 Sample Program
       File Name : ether.h
31
32
     * Abstract : Setting for Transmission of Ethernet Frames
     * Version
                : 1.00.01
33
     * Device
                 : SH7671
34
35
     *
        Tool-Chain : High-performance Embedded Workshop (Ver.4.03.00).
     *
                  : C/C++ compiler package for the SuperH RISC engine family
36
     *
37
                                          (Ver.9.01 Release01).
                  :
     * 0S
38
                 : None
     * H/W Platform: M3A-HS71(CPU board)
39
     * Description :
40
     41
     * History
                  : Nov.07,2007 ver.1.00.00
42
43
                  : Apr.07,2010 ver.1.00.01 Changed the company name and device name
     44
45
     #ifndef _ETHER_H
46
     #define _ETHER_H
47
     /* **** Macro definition **** */
48
49
     #define NUM_OF_TX_DESCRIPTOR
     #define NUM_OF_RX_DESCRIPTOR
50
51
    #define NUM_OF_TX_BUFFER
                                 4
52
    #define NUM_OF_RX_BUFFER
                                4
     #define SIZE_OF_BUFFER
                                1520
                                            /* Must be an integral multiple of 16 */
53
54
```



3.15 Sample program list "ether.h" (2)

```
#define OPEN_OK
55
                                        0
56
      #define OPEN_NG
                                        -1
57
      #define SEND_OK
                                        0
      #define SEND_NG
58
                                        -1
59
      #define CLOSE_OK
                                        0
60
      #define CLOSE_NG
                                        -1
      #define MIN_FRAME_SIZE
                                        60
61
      #define MAX_FRAME_SIZE
                                        1514
62
63
      #define EDMAC_EESIPR_INI_SEND 0x44080F00 /* 0x40000000 : Write-back completed
64
65
                                             * 0x04000000 : Detect transmit suspended
                                            * Not used 0x00200000 : Frame transmission completed*
66
                                             * 0x00200000 : transmit FIFO underflow *
67
68
                                             * 0x00080000 : Carrier not detected
69
                                             * 0x00000800 : Carrier lost detected
70
                                             * 0x00000400 : Delayed collision detected
                                             * 0x00000200 : Transmit retry-over condition*
71
72
                                             * 0x00000100 : Detect reception suspended */
73
       #define EDMAC_EESIPR_INI_RECV 0x0205001F /* 0x02000000 : Detect frame reception
74
                                             * 0x00040000 : Frame reception
75
                                             * 0x00010000 : Receive FIFO overflow
                                             * 0x00000010 : Residual bit frame reception*
76
77
                                             * 0x0000008 : Long frame reception *
                                                                                     *
                                             * 0x00000004 : Short frame reception
78
79
                                             * 0x00000002 : PHY-LSI reception error *
                                             * 0x0000001 : Receive frame CRC error
                                                                                      * /
80
81
       #define EDMAC_EESIPR_INI_EtherC 0x00400000  /* 0x00400000 : EtherC status register */
      #define EtherC_ECSIPR_INI 0x00000004 /* 0x00000004 : Ling signal change
                                                                                             * /
82
83
84
      /* **** Type definition **** */
85
86
      /* ==== Transmit descriptor ==== */
      typedef union{
87
88
        unsigned long LONG;
89
        struct{
90
         unsigned int TACT:1; /* Transmit descriptor enabled
                                                                      */
         unsigned int TDLE:1; /* Transmit descriptor end
                                                                          * /
91
         unsigned int TFP :2; /* Location 1, 0 within transmit frame
92
                                                                          */
         unsigned int TFE :1; /* Transmit frame error
93
                                                                     */
         unsigned int reserved :23; /* TFS26 to 4 (reserved)
                                                                          * /
94
95
         unsigned int TFS3:1; /* No carrier is detected (CND bit in EESR) */
96
          unsigned int TFS2:1; /* Carrier lost is detected (DLC bit in EESR)
                                                                                 * /
97
          unsigned int TFS1:1; /* Delayed collision detected during transmission (CD bit in
      EESR)*/
98
         unsigned int TFS0:1; /* Transmit retry over condition (TRO bit in EESR)*/
99
       }BIT;
100
      }TD0;
101
      typedef struct{
102
        unsigned short TDL;
                                                  /* Transmit buffer data length */
103
        unsigned short reserved;
104
      }TD1;
```



3.16 Sample program list "ether.h" (3)

105	typedef struct{
106	unsigned char *TBA; /* Address of transmit buffer */
107	TD2;
108	typedef struct tag edmac send desc{
109	TD0 td0;
110	TD1 td1;
111	TD2 td2;
112	struct tag edmag send desg *nNext;
112	SETUCE CAS_CAMAC_SENA_ACSC PREXE?
114	
115	/* *******************************
116	$\gamma = $
117	ungigned long LONG:
110	atmust (
110	Struct
119	unsigned int RACI.I, /* Receive descriptor enabled */
120	unsigned int RDLE:1; /* End of receive descriptor*/
121	unsigned int RFP :2; /* Location 1,0 within receive frame */
122	unsigned int RFE :1; /* Receive frame error */
123	unsigned int reserved1:17; /* TFS26 to 10: reserved */
124	unsigned int RFS9:1; /* Receive FIFO overflow (RFOF bit in EESR)*/
125	unsigned int reserved2:1; /* Reserved */
126	unsigned int RFS7:1; /* Receive multicast frames (RMAF bit in EESR)*/
127	unsigned int reserved3:1; /* Reserved */
128	unsigned int reserved4:1; /* Reserved */
129	unsigned int RFS4:1; /* Residual bits frame receive error (RRF bit in ESESR)*/
130	unsigned int RFS3:1; /* Long frame receive error (RTLE bit in EESR)*/
131	unsigned int RFS2:1; /* Short frame receive error (RTSP bit in EESR)*/
132	unsigned int RFS1:1;
133	unsigned int RFS0:1; /* Receive frame CRC error detected (CERF bit in EESCR)*/
134	}BIT;
135	}RD0;
136	typedef struct{
137	unsigned short RBL; /* Receive buffer length */
138	unsigned short RDL; /* Receive data length */
139	}RD1;
140	typedef struct{
141	unsigned char *RBA; /* Receive buffer address */
142	}RD2;
143	typedef struct tag_edmac_recv_desc{
144	RD0 rd0;
145	RD1 rd1;
146	RD2 rd2;
147	<pre>struct tag_edmac_recv_desc *pNext;</pre>
148	}EDMAC_RECV_DESC;
149	
150	/*== The whole transmit/receive descriptors (must be allocated in 16-byte boundaries) ==*/
151	typedef struct{
152	EDMAC_SEND_DESC send[NUM_OF_TX_DESCRIPTOR];
153	EDMAC_RECV_DESC recv[NUM_OF_RX_DESCRIPTOR];
154	EDMAC_SEND_DESC *pSend_top; /* Registration location of transmit descriptors */
155	EDMAC_RECV_DESC *pRecv_end; /* Registration location and reception end of transmit
	descriptors */
156	}TXRX_DESCRIPTOR_SET;



3.17 Sample program list "ether.h" (4)

```
157
158
    /* ==== Transmit/receive buffers (must be allocated in 16-byte boundaries) ==== */
159
    /* ---- Definition of all transmit/receive buffer areas ---- */
    typedef struct{
160
161
       unsigned char send[NUM_OF_TX_BUFFER][SIZE_OF_BUFFER];
162
        unsigned char recv[NUM_OF_RX_BUFFER][SIZE_OF_BUFFER];
163
     }TXRX_BUFFER_SET;
164
      /* **** Prototype Declaration **** */
165
166 int lan_open( void );
167
    int lan_close( void );
      int lan_send( unsigned char *addr, int flen );
168
169
170
      #endif
171
172
173
      /* End of File */
```



3.18 Sample program list "intprg_eth.c" (1)

```
1
2
        DISCLAIMER
3
       This software is supplied by Renesas Electronics Corporation and is only
4
5
       intended for use with Renesas products. No other uses are authorized.
6
       This software is owned by Renesas Electronics Corporation and is protected under
7
     *
       all applicable laws, including copyright laws.
8
9
       THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
10
     *
11
       REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
       INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
12
       PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
13
14
       DISCLAIMED.
15
16
    * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
     * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
17
     * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
18
19
       FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20
    *
        AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
     * Renesas reserves the right, without notice, to make changes to this
22
    ^{\ast} \, software and to discontinue the availability of this software.
23
    * By using this software, you agree to the additional terms and
24
25
     * conditions found by accessing the following link:
     * http://www.renesas.com/disclaimer
26
     27
28
     * Copyright (C) 2007(2010) Renesas Electronics Corporation. All rights reserved.
     29
     *
30
       System Name : SH7671 Sample Program
     * File Name : intprg_eth.c
31
32
     * Abstract : interrupt entry function
     * Version : 1.00.01
33
    * Device
                : SH7671
34
35
    *
        Tool-Chain : High-performance Embedded Workshop (Ver.4.03.00).
     *
                 : C/C++ compiler package for the SuperH RISC engine family
36
     *
37
                                          (Ver.9.01 Release01).
                 :
    * 0S
38
                 : None
     * H/W Platform: M3A-HS71(CPU board)
39
     * Description :
40
     41
    * History
                 : Sep.18,2007 ver.1.00.00
42
43
                 : May 10,2010 ver.1.00.01 Changed the company name and device name
     44
     (omitted)
```



3.19 Sample program list "intprg_eth.c" (2)

```
670
       // 171 ETC EINT0
671
      void INT_ETC_EINT0(void)
672
      {
673
        unsigned long stat_edmac;
674
        unsigned long stat_EtherC;
675
676
        /* ---- Clear the interrupt request flag ---- */
        stat_edmac = EDMAC.EESR.LONG & EDMAC.EESIPR.LONG;
677
678
                             /* Targets are restricted to allowed interrupts */
679
       EDMAC.EESR.LONG = stat_edmac;
680
        /* ==== Transmission-related ==== */
        if(stat_edmac & EDMAC_EESIPR_INI_SEND ){
681
682
         lan_send_handler(stat_edmac & EDMAC_EESIPR_INI_SEND);
683
         }
684
        /* ==== Reception-related ==== */
685
        if( stat_edmac & EDMAC_EESIPR_INI_RECV ) {
686
         lan_recv_handler( stat_edmac & EDMAC_EESIPR_INI_RECV );
687
         }
         /* ==== EtherC-related ==== */
688
689
        if( stat_edmac & EDMAC_EESIPR_INI_EtherC ){
690
          /* ---- Clear the interrupt request flag ---- */
691
         stat_EtherC = EtherC.ECSR.LONG & EtherC.ECSIPR.LONG;
692
         /* Targets are restricted to allowed interrupts */
693
         EtherC.ECSR.LONG = stat_EtherC;
694
         lan_etherc_handler(stat_EtherC);
695
         }
696
       }
       (omitted)
```



4. References

 Software Manual SH-2A/SH2A-FPU Software Manual Rev. 3.00 The latest version of the software manual can be downloaded from the Renesas Electronics website.

• Hardware Manual

SH7670 Group Hardware Manual Rev. 2.00 The latest version of the hardware user's manual can be downloaded from the Renesas Electronics website.



Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.



Revision Record

		Description	
Rev.	Date	Page	Summary
1.00	Dec.24.08		First edition issued
1.01	Oct.15.10	—	Changed the sample program (AC Switching Characteristics are removed)

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

- 1. Handling of Unused Pins
 - Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
 - The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

 Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" or for which it is not intended without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics graduat" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronics appliances; machine tools;
 - personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renease Electronics America Inc. 2860 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renease Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-182-858-100, Fax: +44-1168-585-900 Renease Electronics Europe Limited Tri: +49-21-6503-0, Fax: +49-211-6503-1027 Renease Electronics (China) Co., Ltd. The Floor, Quantum Plazar, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +49-21-6503-0, Fax: +49-211-6503-1027 Renease Electronics (Shanghai) Co., Ltd. Unit 204, 205, A21A Center, No.1233 Lijiazui Ring Rd, Pudong District, Shanghai 200120, China Tel: +48-21-0877-1818, Fax: +486-10-8235-7679 Renease Electronics (Shanghai) Co., Ltd. Unit 204, 205, A21A Center, No.1233 Lijiazui Ring Rd, Pudong District, Shanghai 200120, China Tel: +48-21-6877-1818, Fax: +486-10-8235-7798 Renease Electronics (Shanghai) Co., Ltd. Unit 204, 205, A21A Center, No.1233 Lijiazui Ring Rd, Pudong District, Shanghai 200120, China Tel: +486-21-6877-71818, Fax: +486-21-6887-7589 Renease Electronics (Shanghai) Co., Ltd. Unit 204, 205, A21A Center, No.1233 Lijiazui Ring Rd, Pudong District, Shanghai 200120, China Tel: +582-2886-9318, Fax: +485-2886-9229044 Renease Electronics Taiwan Co., Ltd. Tel: +582-2886-9318, Fax: +485-2886-9229044 Renease Electronics Singapore Pte. Ltd. 1 harbourfront Avenue, #60-610, keppel Bay Tower, Singapore 098632 Tel: +585-213-0200, Fax: +68-28175-9600, Renease Electronics Singapore Pte. Ltd. 1 harbourfront Avenue, #60-610, keppel Bay Tower, Singapore 098632 Tel: +69-2755-9390, Fax: +69-2755-9501 Renease Electronics Singapore Pte. Ltd. 1 harbourfront Avenue, #60-610, keppel Bay Tower, Singapore 098632 Tel: +69-2755-9390, Fax: +69-2755-9501 Renease Electronics Koree Co., Ltd. 11F., Samik Lavied or Bidg, 720-22 Yeoksam-Dong, Kangnam-Ku, Seou