
SH7231 Group

R01AN0322EJ0100

Rev. 1.00

Jun. 24, 2011

Example of Initialization

Summary

This application note gives an example of configuration items to activate the SH7231 Microcomputers (MCUs).

Target Device

SH7231 MCU

Contents

1. Introduction.....	2
2. Applications.....	3
3. Sample Program Listing.....	11
4. References.....	21

1. Introduction

1.1 Specifications

Configure the clock pulse generator (CPG) after the reset release.

1.2 Modules Used

- Clock pulse generator (CPG)

1.3 Applicable Conditions

MCU	SH7231 (R5F72315A)
Operating Frequency	Internal clock: 100 MHz Bus clock: 50 MHz Peripheral clock: 50 MHz
Integrated Development Environment	Renesas Electronics High-performance Embedded Workshop Ver.4.08.00
C Compiler	Renesas Electronics SuperH RISC engine Family C/C++ compiler package Ver.9.04 Release 00
Compiler Options	Default setting in the High-performance Embedded Workshop (-cpu=sh2afpu -fpu=single -debug -gbr=auto -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

2. Applications

Configuration program for the minimum hardware setup is required to execute the main function created in C code. This application note describes the configuration example for the configuration program.

All of the SH7231 application notes assume to use the sample program described in this application note as the configuration program.

2.1 Sample Program

The configuration program consists of several source files such as the `resetprg.c`, describing the `PowerON_Reset_PC` function, and the `hwsetup.c`, describing the hardware setup function. Main source files are as follows.

- `resetprg.c`
- `hwsetup.c`
- `cpg.c`

"`resetprg.c`" is a source file created on the file automatically generated by the High-performance Embedded Workshop, and describes the `PowerON_ResetPC` function. The `PowerON_ResetPC` function initially executed after the reset is canceled. Its beginning address is set in the reset vector defined by the `vecttbl.c`.

"`hwsetup.c`" describes the `HardwareSetup` function called by the `PowerON_Reset_PC` function. The `HardwareSetup` function calls the `io_set_cpg` function to set the CPG. When using the external bus interface such as interfacing SDRAM, call the `io_set_cpg` function, and then add processing to set the Bus State Controller (BSC) to the `HardwareSetup` function as appropriate.

"`cpg.c`" describes the `io_set_cpg` function which is called from the `HardwareSetup` function. The `io_set_cpg` function initially sets the Frequency control register (FRQCR), and subsequently sets the MTU2S clock frequency control register (MCLKCR) and also the AD clock frequency control register (ACLKCR). Then the `io_set_cpg` function finally cancels the module standby function for internal peripheral modules.

Figure 1 shows flow charts of the configuration program in above source files used in this application.




Figure 1 Flow Charts of Functions (PowerON_Reset_PC, HardwareSetup, and io_set_cpg)

2.2 CPG Operation

The CPG generates an internal clock ($I\phi$), a bus clock ($B\phi$), a peripheral clock ($P\phi$), an MTU2S clock ($M\phi$), and an AD clock ($A\phi$), as well as controlling power-down mode.

The following table gives an overview of the CPG. Figure 2 shows the CPG block diagram.

Table 1 CPG Overview

Item	Description
Generate clock	<ul style="list-style-type: none"> • Internal clock ($I\phi$): Used by the CPU • Bus clock ($B\phi$): Used by the external bus interface • Peripheral clock ($P\phi$): Used by the internal peripheral module • MTU2S clock ($M\phi$): Used by the MTU2S module • AD clock ($A\phi$): Used by the ADC module
Change frequency	<ul style="list-style-type: none"> • Sets frequencies for clocks independently using the PLL (Phase Locked Loop) and divider circuits in the CPG. • Changes frequency by software using the frequency control registers (FRQCR, MCLKCR, and ACLKCR).
Control power-down mode	Stops clock in sleep mode or software standby mode. Stops the module specified by module standby function.




Figure 2 CPG Block Diagram

2.3 CPG Setting

The figure below shows the flow chart of setting CPG. Internal peripheral modules are in module standby mode after the reset release. The sample program cancels the module standby function for internal peripheral modules after setting the Frequency control register (FRQCR), the MTU2S clock frequency control register (MCLKCR), and the AD clock frequency control register (ACLKCR). For details on these registers, refer to the Clock Pulse Generator (CPG) chapter in the SH7231 Group Hardware User's Manual.




Figure 3 Flow Chart of CPG Setting

2.4 Setting in the Sample Program

Table 2 lists the setting in the sample program. Table 3 to Table 5 list register settings for each module.

Table 2 Module Setting in the Sample Program

Module	Setting
Floating point status/control unit (FPU)	<ul style="list-style-type: none"> Precision mode Executes floating-point instructions in single-precision Round mode Round to zero
Clock pulse generator (CPG)	<ul style="list-style-type: none"> Clock frequency (input clock is 12.5 MHz) <ul style="list-style-type: none"> — Internal clock: 100 MHz — Bus clock: 50 MHz — Peripheral clock: 50 MHz — MTU2S clock: 100 MHz — AD clock: 50 MHz Modules cancelled the module standby function UBC, DMAC, DTC, MTU2S, MTU2, IIC3, SCI0, SCI1, SCI2, SCI3, SCIF4, SCIF5, SCIF6, SCIF7, RSPI, CMT, CMT2, ADC0, ADC1, RCAN-ET, LVDS, TIM32C, KEYC

Table 3 CPG Register Settings (1/3)

Register Name	Address	Setting	Description
Frequency control register (FRQCR)	H'FFFE 0010	H'0101	<ul style="list-style-type: none"> STC[2:0] = "B'001": Bus clock (Bϕ) division ratio: 2 IFC[2:0] = "B'000": Internal clock (Iϕ) division ratio = 1 PFC[2:0] = "B'001": Peripheral clock (Pϕ) division ratio = 2
MTU2S clock frequency control register (MCLKCR)	H'FFFE 0410	H'40	<ul style="list-style-type: none"> MSSCS[1:0] = "B'01": PLL output clock MSDIVS[2:0] = "B'000": MTU2S clock (Mϕ) division ratio = 1
AD clock frequency control register (ACLKCR)	H'FFFE 0414	H'41	<ul style="list-style-type: none"> ASSCS[1:0] = "B'01": PLL output clock ASDIVS[2:0] = "B'001": AD clock (Aϕ) division ratio = 2

Table 4 CPG Register Settings (2/3)

Register Name	Address	Setting	Description
Standby control register 2 (STBCR2)	H'FFFE 0404	H'01	<ul style="list-style-type: none"> • MSTP27 = "0": H-UDI is operating • MSTP26 = "0": UBC is operating • MSTP25 = "0": DMAC is operating • MSTP24 = "0": FPU is operating • MSTP21 = "0": DTC is operating
Standby control register 3 (STBCR3)	H'FFFE 0408	H'00	<ul style="list-style-type: none"> • HIZ = "0": The pin state is held in software standby mode • MSTP36 = "0": MTU2S is operating • MSTP35 = "0": MTU2 is operating • MSTP33 = "0": IIC3 is operating • MSTP32 = "0": On-chip RAM (for high-speed access) is operating • MSTP31 = "0": On-chip RAM (for data retention) is operating • MSTP30 = "0": ROM and FLD are operating
Standby control register 4 (STBCR4)	H'FFFE 040C	H'01	<ul style="list-style-type: none"> • MSTP47 = "0": SCIF4 is operating • MSTP46 = "0": SCIF5 is operating • MSTP45 = "0": SCIF6 is operating • MSTP44 = "0": SCIF7 is operating • MSTP42 = "0": CMT is operating • MSTP41 = "0": CMT2 is operating

Table 5 CPG Register Settings (3/3)

Register Name	Address	Setting	Description
Standby control register 5 (STBCR5)	H'FFFE 0418	H'00	<ul style="list-style-type: none"> • MSTP57 = "0": SCI0 is operating • MSTP56 = "0": SCI1 is operating • MSTP55 = "0": SCI2 is operating • MSTP52 = "0": ADC1 is operating • MSTP51 = "0": ADC2 is operating • MSTP50 = "0": RSPI is operating
Standby control register 6 (STBCR6)	H'FFFE 041C	H'60	<ul style="list-style-type: none"> • MSTP67 = "0": LVDS is operating
Standby control register 7 (STBCR7)	H'FFFE 0500	H'00	<ul style="list-style-type: none"> • MSTP77 = "0": TIM32C is operating • MSTP76 = "0": KEYC is operating • MSTP[75:74] = "B'00": EXTAL32 and XTAL32 are connected to crystal resonator

3. Sample Program Listing

3.1 Sample Program Listing "resetprg.c" (1/3)

```
1      /*****
2      * DISCLAIMER
3      *
4      * This software is supplied by Renesas Electronics Corporation and is only
5      * intended for use with Renesas products. No other uses are authorized.
6      *
7      * This software is owned by Renesas Electronics Corporation and is protected under
8      * all applicable laws, including copyright laws.
9      *
10     * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11     * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12     * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13     * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14     * DISCLAIMED.
15     *
16     * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17     * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18     * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19     * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20     * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21     *
22     * Renesas reserves the right, without notice, to make changes to this
23     * software and to discontinue the availability of this software.
24     * By using this software, you agree to the additional terms and
25     * conditions found by accessing the following link:
26     * http://www.renesas.com/disclaimer
27     *****/
28     /* Copyright (C) 2011 Renesas Electronics Corporation. All rights reserved. */
29     /*****
30     * System Name   : SH7231 Sample Program
31     * File Name     : resetprg.c
32     * Abstract      : SH7231 Initial Setting
33     * Version       : 1.00
34     * Device        : SH7231
35     * Tool-Chain    : High-performance Embedded Workshop (Ver.4.08.00).
36     *               : C/C++ compiler package for the SuperH RISC engine family
37     *               :                               (Ver.9.04 Release00).
38     * OS            : None
39     * H/W Platform  : R0K572310C000BR (CPU board)
40     * Description   :
41     *****/
42     * History       : May 16,2011 Ver.1.00
43     *****/
44
```

3.2 Sample Program Listing "resetprg.c" (2/3)

```

45  /*****
46  Includes  <System Includes> , "Project Includes"
47  *****/
48  #include <machine.h>
49  #include <_h_c_lib.h>
50  #include "stacksct.h"
51  #include "iodefine.h"
52
53  /*****
54  Macro definitions
55  *****/
56  #define FPSCR_Init 0x00040001
57  #define SR_Init    0x000000f0
58  #define INT_OFFSET 0x10
59
60  /*****
61  Imported global variables and functions (from other files)
62  *****/
63  /* ---- Function prototype ---- */
64  extern void main(void);
65  extern void HardwareSetup(void);
66  /* ---- Global variable ---- */
67  extern unsigned int INT_Vectors;
68
69  /*****
70  Exported global variables and functions (to be accessed by other files)
71  *****/
72  void PowerON_Reset_PC(void);
73  void Manual_Reset_PC(void);
74
75  /* ==== Section name changed to ResetPRG ==== */
76  #pragma section ResetPRG
77
78  /* ==== Entry function specified ==== */
79  #pragma entry PowerON_Reset_PC
80
81  /*****
82  * Outline      : CPU initialization
83  * Include      :
84  * Declaration  : void PowerON_Reset_PC(void);
85  * Description  : Executes the CPU initialization processing to register
86  *               : the power-on reset vector to the exception vector table.
87  *               : This function is executed first after power-on reset.
88  * Argument     : void
89  * Return Value : void
90  *****/

```

3.3 Sample Program Listing "resetprg.c" (3/3)

```

91 void PowerON_Reset_PC(void)
92 {
93     /* ==== Floating Point Status/Control Register setting ==== */
94     set_fpscr(FPSCR_Init);
95
96     /* ==== Hardware initialization ==== */
97     HardwareSetup();          /* HardwareSetup function */
98
99     /* ==== Sections initialization ==== */
100    _INITISCT();
101
102    /* ==== Vector Base Register setting ==== */
103    set_vbr((void *)((char *)&INT_Vectors - INT_OFFSET));
104
105    /* ==== IO library initialization ==== */
106    _INIT_IOLIB();
107
108    /* ==== Status Register setting ==== */
109    set_cr(SR_Init);
110    nop();
111
112    /* ==== Bunk Number Register setting ==== */
113    INTC.IBNR.BIT.BE = 1;      /* Use of register banks enabled for all */
114                                /* interrupts except NMI and user break */
115
116    /* ==== Interrupt mask bits clear ==== */
117    set_imask(0);
118
119    /* ==== Main function call ==== */
120    main();
121
122    /* ==== Sleep instruction execution ==== */
123    sleep();
124 }
125
126 /*****
127 * Outline      : Manual reset processing
128 * Include      :
129 * Declaration  : void Manual_Reset_PC(void);
130 * Description  : Registers the manual reset vector to the exception vector
131 *              : table.
132 *              : This sample does not describe the processing content at all.
133 *              : Add the program in this function as needed.
134 * Argument     : void
135 * Return Value : void
136 *****/
137 void Manual_Reset_PC(void)
138 {
139     /* NOP */
140 }
141
142 /* END of File */

```

3.4 Sample Program Listing "hwsetup.c" (1/2)

```

1  /*****
2  * DISCLAIMER
3  *
4  * This software is supplied by Renesas Electronics Corporation and is only
5  * intended for use with Renesas products. No other uses are authorized.
6  *
7  * This software is owned by Renesas Electronics Corporation and is protected under
8  * all applicable laws, including copyright laws.
9  *
10 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 * DISCLAIMED.
15 *
16 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 * Renesas reserves the right, without notice, to make changes to this
23 * software and to discontinue the availability of this software.
24 * By using this software, you agree to the additional terms and
25 * conditions found by accessing the following link:
26 * http://www.renesas.com/disclaimer
27 *****/
28 /* Copyright (C) 2011 Renesas Electronics Corporation. All rights reserved. */
29 /*****
30 * System Name   : SH7231 Sample Program
31 * File Name     : hwsetup.c
32 * Abstract      : Hardware Function Initial Setting
33 * Version       : 1.00
34 * Device        : SH7231
35 * Tool-Chain    : High-performance Embedded Workshop (Ver.4.08.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.04 Release00).
38 * OS            : None
39 * H/W Platform  : R0K572310C000BR (CPU board)
40 * Description   :
41 *****/
42 * History       : May 16,2011 Ver.1.00
43 *****/
44
45 /*****
46 Includes <System Includes> , "Project Includes"
47 *****/
48 #include "iodefine.h"
49

```

3.5 Sample Program Listing "hwsetup.c" (2/2)

```
50  /*****
51  Imported global variables and functions (from other files)
52  *****/
53  extern void io_set_cpg(void);
54
55  /*****
56  Exported global variables and functions (to be accessed by other files)
57  *****/
58  void HardwareSetup(void);
59
60  /*****
61  * Outline      : Hardware initialization
62  * Include      :
63  * Declaration  : void HardwareSetup(void);
64  * Description  : Initializes the hardware function.
65  * Argument     : void
66  * Return Value : void
67  *****/
68  void HardwareSetup(void)
69  {
70      /* ==== CPG setting ==== */
71      io_set_cpg();
72  }
73
74  /* End of File */
```

3.6 Sample Program Listing "cpg.c" (1/3)

```

1  /*****
2  * DISCLAIMER
3  *
4  * This software is supplied by Renesas Electronics Corporation and is only
5  * intended for use with Renesas products. No other uses are authorized.
6  *
7  * This software is owned by Renesas Electronics Corporation and is protected under
8  * all applicable laws, including copyright laws.
9  *
10 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 * DISCLAIMED.
15 *
16 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 * Renesas reserves the right, without notice, to make changes to this
23 * software and to discontinue the availability of this software.
24 * By using this software, you agree to the additional terms and
25 * conditions found by accessing the following link:
26 * http://www.renesas.com/disclaimer
27 *****/
28 /* Copyright (C) 2011 Renesas Electronics Corporation. All rights reserved. */
29 /*****
30 * System Name   : SH7231 Sample Program
31 * File Name     : cpg.c
32 * Abstract      : CPG Setting Processing
33 * Version       : 1.00
34 * Device        : SH7231
35 * Tool-Chain    : High-performance Embedded Workshop (Ver.4.08.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.04 Release00).
38 * OS            : None
39 * H/W Platform  : R0K572310C000BR (CPU board)
40 * Description   :
41 *****/
42 * History       : May 16,2011 Ver.1.00
43 *****/
44
45 /*****
46 Includes <System Includes> , "Project Includes"
47 *****/
48 #include "iodefine.h"
49

```

3.7 Sample Program Listing "cpg.c" (2/3)

```

50  /*****
51  Exported global variables and functions (to be accessed by other files)
52  *****/
53  void io_set_cpg(void);
54
55  /*****
56  * Outline      : CPG setting
57  * Include      :
58  * Declaration : void io_set_cpg(void);
59  * Description  : Initializes the clock pulse generator (CPG) as follows:
60  *              :   I-clock = 100MHz, B-clock = 50MHz, P-clock = 50MHz,
61  *              :   M-clock = 100MHz, and A-clock = 50MHz.
62  *              : And then supplies clock to all peripheral modules.
63  *              : This function is an example of CPG setting at the input clock
64  *              : of 12.5MHz.
65  * Argument    : void
66  * Return value: void
67  *****/
68  void io_set_cpg(void)
69  {
70      /* ==== CPG setting ==== */
71      /* ---- FRQCR setting ---- */
72      CPG.FRQCR.WORD = 0x0101; /* Clock-in = 12.5MHz: */
73                          /* I-clock = 100MHz, */
74                          /* B-clock = 50MHz, */
75                          /* P-clock = 50MHz */
76      /* ---- MCLKCR setting ---- */
77      CPG.MCLKCR.BYTE = 0x40; /* M-clock = 100MHz */
78      /* ---- ACLKCR setting ---- */
79      CPG.ACLKCR.BYTE = 0x41; /* A-clock = 50MHz */
80
81
82      /* ==== Module standby clear ==== */
83      /* ---- STBCR2 setting ---- */
84      STB.CR2.BYTE = 0x01; /* H-UDI,UBC,DMAC,FPU, */
85                          /* Reserve(0),Reserve(0),DTC,Reserve(1) */
86      /* ---- STBCR3 setting ---- */
87      STB.CR3.BYTE = 0x00; /* HIZ,MTU2S,MTU2,Reserve(0), */
88                          /* IIC3,FastRAM,KeepRAM,ROM/FLD */
89      /* ---- STBCR4 setting ---- */
90      STB.CR4.BYTE = 0x01; /* SCIF4,SCIF5,SCIF6,SCIF7, */
91                          /* Reserve(0),CMT,CMT2,Reserve(1) */
92      /* ---- STBCR5 setting ---- */
93      STB.CR5.BYTE = 0x00; /* SCI0,SCI1,SCI2,SCI3, */
94                          /* RSPI,ADC0,ADC1,RCAN-ET */
95      /* ---- STBCR6 setting ---- */
96      STB.CR6.BYTE = 0x60; /* LVDS,Reserve(1),Reserve(1),Reserve(0), */
97                          /* Reserve(0),Reserve(0),Reserve(0),Reserve(0) */

```

3.8 Sample Program Listing "cpg.c" (3/3)

```
98      /* ---- STBCR7 setting ---- */
99      STB.CR7.BYTE = 0x00; /* TIM32C,KEYC,Xtal_to_EXTAL32/XTAL32(B'00), */
100                                     /* Reserve(0),Reserve(0),Reserve(0),Reserve(0) */
101  }
102
103  /* End of File */
```

3.9 Sample Program Listing "vecttbl.c" (1/2)

```
1  /*****
2  * DISCLAIMER
3  *
4  * This software is supplied by Renesas Electronics Corporation and is only
5  * intended for use with Renesas products. No other uses are authorized.
6  *
7  * This software is owned by Renesas Electronics Corporation and is protected under
8  * all applicable laws, including copyright laws.
9  *
10 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 * DISCLAIMED.
15 *
16 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 * Renesas reserves the right, without notice, to make changes to this
23 * software and to discontinue the availability of this software.
24 * By using this software, you agree to the additional terms and
25 * conditions found by accessing the following link:
26 * http://www.renesas.com/disclaimer
27 *****/
28 /* Copyright (C) 2011 Renesas Electronics Corporation. All rights reserved. */
29 /*****
30 * System Name   : SH7231 Sample Program
31 * File Name     : vecttbl.c
32 * Abstract      : Initialization for Vector Table
33 * Version       : 1.00
34 * Device        : SH7231
35 * Tool-Chain    : High-performance Embedded Workshop (Ver.4.08.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.04 Release00).
38 * OS            : None
39 * H/W Platform  : R0K572310C000BR (CPU board)
40 * Description   :
41 *****/
42 * History       : May 16,2011 Ver.1.00
43 *****/
44
45 /*****
46 Includes <System Includes> , "Project Includes"
47 *****/
48 #include "vect.h"
49
```

3.10 Sample Program Listing "vecttbl.c" (2/2)

```
50  /*****
51  Exported global variables and functions (to be accessed by other files)
52  *****/
53  #pragma section VECTTBL
54  void *RESET_Vectors[] = {
55  // <<VECTOR DATA START (POWER ON RESET)>>
56  // 0 Power On Reset PC
57  (void *)PowerON_Reset_PC,
58  // <<VECTOR DATA END (POWER ON RESET)>>
59  // 1 Power On Reset SP
60  __secend("S"),
61  // <<VECTOR DATA START (MANUAL RESET)>>
62  // 2 Manual Reset PC
63  (void *)Manual_Reset_PC,
64  // <<VECTOR DATA END (MANUAL RESET)>>
65  // 3 Manual Reset SP
66  __secend("S")
67  };
68
69  #pragma section INTTBL
70  void *INT_Vectors[] = {
71  // 4 Illegal code
72  (void *)INT_Illegal_code,
73
74  ...
75
76  ...
77
78  ...
79
80  ...
81
82  ...
83
84  ...
85
86  ...
87
88  ...
89
90  ...
91
92  ...
93
94  ...
95
96  ...
97
98  ...
99
100 ...
101 ...
102 ...
103 ...
104 ...
105 ...
106 ...
107 ...
108 ...
109 ...
110 ...
111 ...
112 ...
113 ...
114 ...
115 ...
116 ...
117 ...
118 ...
119 ...
120 ...
121 ...
122 ...
123 ...
124 ...
125 ...
126 ...
127 ...
128 ...
129 ...
130 ...
131 ...
132 ...
133 ...
134 ...
135 ...
136 ...
137 ...
138 ...
139 ...
140 ...
141 ...
142 ...
143 ...
144 ...
145 ...
146 ...
147 ...
148 ...
149 ...
150 ...
151 ...
152 ...
153 ...
154 ...
155 ...
156 ...
157 ...
158 ...
159 ...
160 ...
161 ...
162 ...
163 ...
164 ...
165 ...
166 ...
167 ...
168 ...
169 ...
170 ...
171 ...
172 ...
173 ...
174 ...
175 ...
176 ...
177 ...
178 ...
179 ...
180 ...
181 ...
182 ...
183 ...
184 ...
185 ...
186 ...
187 ...
188 ...
189 ...
190 ...
191 ...
192 ...
193 ...
194 ...
195 ...
196 ...
197 ...
198 ...
199 ...
200 ...
201 ...
202 ...
203 ...
204 ...
205 ...
206 ...
207 ...
208 ...
209 ...
210 ...
211 ...
212 ...
213 ...
214 ...
215 ...
216 ...
217 ...
218 ...
219 ...
220 ...
221 ...
222 ...
223 ...
224 ...
225 ...
226 ...
227 ...
228 ...
229 ...
230 ...
231 ...
232 ...
233 ...
234 ...
235 ...
236 ...
237 ...
238 ...
239 ...
240 ...
241 ...
242 ...
243 ...
244 ...
245 ...
246 ...
247 ...
248 ...
249 ...
250 ...
251 ...
252 ...
253 ...
254 ...
255 ...
256 ...
257 ...
258 ...
259 ...
260 ...
261 ...
262 ...
263 ...
264 ...
265 ...
266 ...
267 ...
268 ...
269 ...
270 ...
271 ...
272 ...
273 ...
274 ...
275 ...
276 ...
277 ...
278 ...
279 ...
280 ...
281 ...
282 ...
283 ...
284 ...
285 ...
286 ...
287 ...
288 ...
289 ...
290 ...
291 ...
292 ...
293 ...
294 ...
295 ...
296 ...
297 ...
298 ...
299 ...
300 ...
301 ...
302 ...
303 ...
304 ...
305 ...
306 ...
307 ...
308 ...
309 ...
310 ...
311 ...
312 ...
313 ...
314 ...
315 ...
316 ...
317 ...
318 ...
319 ...
320 ...
321 ...
322 ...
323 ...
324 ...
325 ...
326 ...
327 ...
328 ...
329 ...
330 ...
331 ...
332 ...
333 ...
334 ...
335 ...
336 ...
337 ...
338 ...
339 ...
340 ...
341 ...
342 ...
343 ...
344 ...
345 ...
346 ...
347 ...
348 ...
349 ...
350 ...
351 ...
352 ...
353 ...
354 ...
355 ...
356 ...
357 ...
358 ...
359 ...
360 ...
361 ...
362 ...
363 ...
364 ...
365 ...
366 ...
367 ...
368 ...
369 ...
370 ...
371 ...
372 ...
373 ...
374 ...
375 ...
376 ...
377 ...
378 ...
379 ...
380 ...
381 ...
382 ...
383 ...
384 ...
385 ...
386 ...
387 ...
388 ...
389 ...
390 ...
391 ...
392 ...
393 ...
394 ...
395 ...
396 ...
397 ...
398 ...
399 ...
400 ...
401 ...
402 ...
403 ...
404 ...
405 ...
406 ...
407 ...
408 ...
409 ...
410 ...
411 ...
412 ...
413 ...
414 ...
415 ...
416 ...
417 ...
418 ...
419 ...
420 ...
421 ...
422 ...
423 ...
424 ...
425 ...
426 ...
427 ...
428 ...
429 ...
430 ...
431 ...
432 ...
433 ...
434 ...
435 ...
436 ...
437 ...
438 ...
439 ...
440 ...
441 ...
442 ...
443 ...
444 ...
445 ...
446 ...
447 ...
448 ...
449 ...
450 ...
451 ...
452 ...
453 ...
454 ...
455 ...
456 ...
457 ...
458 ...
459 ...
460 ...
461 ...
462 ...
463 ...
464 ...
465 ...
466 ...
467 ...
468 ...
469 ...
470 ...
471 ...
472 ...
473 ...
474 ...
475 ...
476 ...
477 ...
478 ...
479 ...
480 ...
481 ...
482 ...
483 ...
484 ...
485 ...
486 ...
487 ...
488 ...
489 ...
490 ...
491 ...
492 ...
493 ...
494 ...
495 ...
496 ...
497 ...
498 ...
499 ...
500 ...
501 ...
502 ...
503 ...
504 ...
505 ...
506 ...
507 ...
508 ...
509 ...
510 ...
511 ...
512 ...
513 ...
514 ...
515 ...
516 ...
517 ...
518 ...
519 ...
520 ...
521 ...
522 ...
523 ...
524 ...
525 ...
526 ...
527 ...
528 ...
529 ...
530 ...
531 ...
532 ...
533 ...
534 ...
535 ...
536 ...
537 ...
538 ...
539 ...
540 ...
541 ...
542 ...
543 ...
544 ...
545 ...
546 ...
547 ...
548 ...
549 ...
550 ...
551 ...
552 ...
553 ...
554 ...
555 ...
556 ...
557 ...
558 ...
559 ...
560 ...
561 ...
562 ...
563 ...
564 ...
565 ...
566 ...
567 ...
568 ...
569 ...
570 ...
571 ...
572 ...
573 // 255 SCI SCI3 TEI3
574 (void *)INT_SCI_SCI3_TEI3,
575 // xx Reserved
576 (void *)Dummy
577 };
578
579 /* End of File */
```

4. References

- Software Manual
SH-2A, SH2A-FPU Software Manual Rev. 3.00
The latest version can be downloaded from the Renesas Electronics website.
- Hardware Manual
SH7231 Group User's Manual: Hardware Rev. 1.00
The latest version can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jun.24.11	–	First edition issued

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141