

# SH7216 Group

R01AN0053EJ0200

Rev. 2.00

## Configuring the Ethernet PHY-LSI Auto-Negotiation

Sep. 17, 2010

### Summary

This application note describes the configuration example of the SH7216 microcomputers (MCUs) to connect with an Ethernet PHY-LSI to auto negotiate with the link partner.

### Target Device

SH7216 MCU

### Contents

1. Introduction.....	2
2. Applications.....	3
3. Sample Program Listing.....	16
4. References.....	34

## 1. Introduction

### 1.1 Specifications

- This application retrieves the auto-negotiation result (duplex mode) from the Ethernet PHY-LSI connected to the SH7216. Its duplex mode (full-duplex or half-duplex) is set in the Ethernet Controller.
- This application uses the RTL8201 Ethernet PHY-LSI (Realtek Semiconductor Corp.).
- This application uses the auto-negotiation function to link with the Ethernet PHY-LSI.

### 1.2 Modules Used

- Pin Function Controller (PFC)
- Ethernet Controller (EtherC)

### 1.3 Applicable Conditions

MCU	SH7216
Operating Frequency	Internal clock: 200 MHz Bus clock: 50 MHz Peripheral clock: 50 MHz AD clock: 50 MHz
Integrated Development Environment	Renesas Electronics High-performance Embedded Workshop Ver.4.07.00
C Compiler	Renesas Electronics SuperH RISC engine Family C/C++ compiler package Ver.9.03 Release 00
Compiler Options	Default setting in the High-performance Embedded Workshop (-cpu=sh2afpu -fpu=single -debug -gbr=auto -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

### 1.4 Related Application Notes

For more information, refer to the following application notes:

- SH7216 Group Example of Initialization
- SH7216 Group Configuration to Receive Ethernet Frames
- SH7216 Group Configuration to Transmit Ethernet Frames

## 2. Applications

This application uses the Ethernet PHY-LSI to auto negotiate with the other device. The auto-negotiation result (duplex mode) is retrieved via the PHY interface register (PIR) on the EtherC.

### 2.1 EtherC Overview

As the Ethernet PHY-LSI configures the link with the physical layer, the SH7216 EtherC reads the Ethernet PHY-LSI to retrieve the linking results. This application sets the PHY-LSI pins to enable the auto-negotiation. For more information on the Ethernet PHY-LSI, refer to the datasheet of the Ethernet PHY-LSI.

Interface between the EtherC and the Ethernet PHY-LSI is specified as the MII (Media Independent Interface) by the IEEE 802.3. Figure 1 shows the connection between the SH7216 and the RTL8201CP.

Ethernet PHY-LSI registers store the retrieved duplex mode to read the mode by the serial interface of the MDC and MDIO pins. Use the SH7216 PIR register to read both MDC and MDIO pins. Refer to 2.2 How to Access MII Registers for the procedures to access the PHY-LSI registers.




Figure 1 Connection between the SH7216 and RTL8201CP

## 2.2 How to Access MII Registers

This section describes the procedure for accessing MII registers on the Ethernet PHY-LSI.

Use MDC and MDIO pins (EtherC) to access MII registers. The MDC is the synchronizing clock pin, and the MDIO is the data I/O pin. Use the EtherC PIR register to refer to or change the pin state. As the MII does not include control pins, the MII must output data using the specified format (MII management frame). Figure 2 shows the MII management frame. This sample program outputs high-impedance (phase Z) for one bit period in the idle condition. The IEEE 802.3 does not specify the clock input, however, some PHY-LSIs may not be able to connect correctly. This processing is included in the sample program to make sure the PHY-LSI connect correctly.

Input or output data to/from the MII management frame one bit at a time from the PRE (preamble). Figure 3 to Figure 5 show the I/O flow charts in units of one bit. Pins MDC and MDIO I/O timing must satisfy the IEEE 802.3

IEEE 802.3 I/O timing is described in Table 1 and Figure 6.

Access type	MII Management Frame Fields							
Items	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
Number of bits	32	2	2	5	5	2	16	1
Read	1..1	01	10	AAAAA	RRRRR	Z0	D..D	Z
Write	1..1	01	01	AAAAA	RRRRR	10	D..D	Z

Legend:

PRE (preamble): Outputs a sequence of 32 contiguous one bits to establish synchronization.

ST (start of frame): Outputs 01 to indicate the start of the frame.

OP (operation code): Specifies reading or writing. A 10 pattern indicates reading, and a 01 pattern indicates writing.

PHYAD (PHY address): Identification address when connecting multiples of PHY-LSIs. Outputs in MSB, often specifies the address, depending on the PHY-LSI pin settings.

REGAD (Register address): Outputs in MSB to specify the number of the MII register.

TA (turnaround): Switches the MDIO destination to avoid contention between signals.

(a) Releases bus for one-bit (outputs Z)

As the PHY-LSI outputs 0, it is indicated as Z0.

(b) Outputs 10 when writing

DATA (data): Read or write value in register in 16-bit data. Writes or reads in MSB, sequentially.

IDLE (IDLE condition): Waits until the next MII management format is input, releases bus (outputs Z).

**Figure 2 MII Management Frame Format**




Figure 3 1-bit Data Write Flow Chart




Figure 4 Bus Release Flow Chart (phase Z output)




Figure 5 1-bit Data Read Flow Chart

Table 1 MDI/MDIO I/O Timing

Item	Symbol	Min.	Max.	Unit
MDC high level pulse width	$t^1$	160	–	ns
MDC low level pulse width	$t^2$	160	–	ns
MDC cycle time	$t^3$	400	–	ns
MDIO setup time	$t^4$	10	–	ns
MDIO hold time	$t^5$	10	–	ns
MDIO output delay time	$t^6$	0	300	ns




Figure 6 MDC/MDIO I/O Timing

## 2.3 Sample Program


The sample program consists of two source code files (main.c and phy.c), and initialization files created according to the application note "SH7216 Group Example of Initialization".

- main.c


This file describes the main function to reset the PHY-LSI by software, and retrieve the auto-negotiation result. Figure 7 shows the main function flow chart.

- phy.c

This file describes the function to initialize the PHY-LSI (phy\_init function) and to retrieve the auto-negotiation result (phy\_autonegotiate function). Figure 8 shows the phy\_init function flow chart. Figure 9 shows the phy\_autonegotiate function flow chart. Figure 10 to Figure 15 show flow charts of the lower functions which are executed within phy\_init function and phy\_set\_autonegotiate function.



**Figure 7 Main Function Flow Chart**








Figure 9 Flow Chart of the phy\_set\_autonegotiate Function




Figure 10 Flow Chart for Accessing MII Register (1/6)




Figure 11 Flow Chart for Accessing the MII Register (2/6)




Figure 12 Flow Chart for Accessing the MII Register (3/6)




Figure 13 Flow Chart for Accessing the MII Register (4/6)




Figure 14 Flow Chart for Accessing the MII Register (5/6)




Figure 15 Flow Chart for Accessing the MII Register (6/6)

## 2.4 Sample Program Setting

Table 2 lists the setting in the sample program.

**Table 2 Sample Program Setting**

Item	Description
PHY-LSI to use	RTL8201CP (Manufactured by the Realtek Semiconductor Corp.)
Link mode	100 Mbps (Full-duplex and half-duplex modes) and 10 Mbps (Full-duplex and half-duplex modes)
Link option	Auto-negotiation
MII register to use	<ul style="list-style-type: none"> <li>• Basic Mode Control (Address: H'00)</li> <li>• Basic Mode Status (Address: H'01)</li> <li>• Auto-Negotiation Advertisement (Address: H'04)</li> <li>• Auto-Negotiation Link Partner Ability (Address: H'05)</li> </ul>

## 2.5 Notes on Using the Sample Program

- The sample program assumes to use the auto-negotiation mode to link with the PHY-LSI.
- When the link partner device is connected in the auto-negotiation mode, the link mode with the SH7216 is decided according to the priority listed in Table 3.
- When waiting until the reset is completed in the phy\_init function, and the auto-negotiation is completed in the phy\_set\_autonegotiate function, these functions do not return while they are referring to register values for about 3 seconds (when the internal clock is at 200 MHz).

**Table 3 Link Mode Priorities**

Priority		Link Mode
High	1	100 Mbps, full-duplex
	2	100 Mbps, half-duplex
	3	10 Mbps, full-duplex
Low	4	10 Mbps, half-duplex

### 3. Sample Program Listing

#### 3.1 Sample Program List "main.c" (1/3)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products.  No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   Copyright (C) 2010. Renesas Electronics Corporation. All Rights Reserved.
29 * "FILE COMMENT" ***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : main.c
32 *   Abstract    : Retrieve the auto-negotiation result by the Ethernet PHY-LSI
33 *   Version     : 2.00.00
34 *   Device      : SH7216
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: R0K572167 (CPU board)
40 *   Description : Configures the MCU for the Ethernet transmission and transmits
41 *               : Ethernet frames.
42 *****/
43 *   History     : Nov.18,2009 Ver.1.00.00
44 *               : Jul.23,2010 Ver.2.00.00 Comply with the Renesas API
45 * "FILE COMMENT END" *****/
46 #include "iodefine.h"
47 #include "stdint.h"
48 #include "phy.h"

```



### 3.2 Sample Program List "main.c" (2/3)

```

49
50  /* ==== Prototype Declaration ==== */
51  void main(void);
52
53  /* ==== Variable Declaration ==== */
54
55  /*"FUNC COMMENT"*****
56  * ID          :
57  * Outline     : Sample program main
58  *-----
59  * Include     : "iodefine.h", "stdint.h", and "phy.h"
60  *-----
61  * Declaration : void main(void);
62  *-----
63  * Description : Uses the internal Ethernet Controller (EtherC) to read the PHY
64  *              : link mode. The PHY link mode is decided by the PHY-LSI
65  *              : auto-negotiation in phy_init and phy_set_autonegotiate in the
66  *              : R_Ether_Open function.
67  *              : Sets the duplex mode (full-/half-duplex) in the EtherC.
68  *              : Uses the RTL8201CP (Realtek. Corp) as the PHY module.
69  *-----
70  * Argument    : void
71  *-----
72  * Return Value : void
73  *-----
74  * Note        : None
75  *"FUNC COMMENT END"*****/
76  void main(void)
77  {
78      uint32_t ch = 0;
79      uint16_t phydata;
80
81      /* ==== Clears the EtherC/E-DMAC module standby ==== */
82      STB.CR4.BIT._ETHER = 0;
83      /* ==== Sets the PFC (For the EtherC) ==== */
84      PFC.PACRL4.BIT.PA12MD = 7; /* TX_CLK (input) */
85      PFC.PACRL3.WORD = 0x7777; /* TX_EN,MII_TXD0,MII_TXD1,MII_TXD2 (output) */
86      PFC.PACRL2.BIT.PA7MD = 7; /* MII_TXD3 (output) */
87      PFC.PACRL2.BIT.PA6MD = 7; /* TX_ER (output) */
88      PFC.PDCRH4.WORD = 0x7777; /* RX_DV,RX_ER,MII_RXD3,MII_RXD2 (input) */
89      PFC.PDCRH3.WORD = 0x7777; /* MII_RXD1,MII_RXD0,RX_CLK,CRS (input) */
90      PFC.PDCRH2.WORD = 0x7777; /* COL (input),WOL,EXOUT,MDC (input) */
91      PFC.PDCRH1.BIT.PD19MD = 7; /* LINKSTA (input) */
92      PFC.PDCRH1.BIT.PD18MD = 7; /* MDIO (input/output) */

```

### 3.3 Sample Program List "main.c" (3/3)

```
93
94     /* ==== Initializes the PHY-LSI ==== */
95     phy_init();
96
97     /* ==== Retrieves the PHY-LSI auto-negotiation result ==== */
98     phydata = phy_set_autonegotiate();
99
100    /* ---- Determines whether to auto-negotiate or not ---- */
101    if(phydata == R_PHY_ERROR){
102        /* Failed to auto-negotiate */
103    }
104    /* ---- Detects the performance of the link partner ---- */
105    else if(phydata & 0x0100){          /* Detects PHY-LSI register 0 */
106                                        /* bit8 : DuplexMode : 1 ---- */
107                                        /* Supports full-duplex mode */
108
109        EtherC.ECMR.BIT.DM = 1;        /* Full-duplex communication */
110    }
111    else{
112        EtherC.ECMR.BIT.DM = 0;        /* Half-duplex communication */
113    }
114
115    while(1){
116        /* sleep */
117    }
118 }
119
120 /* End of file */
```

### 3.4 Sample Program List "phy.c" (1/13)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products. No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   Copyright (C) 2009(2010). Renesas Electronics Corporation. All Rights Reserved.
29 *"FILE COMMENT"***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : phy.c
32 *   Version    : 2.00.00
33 *   Device     : SH7216
34 *   Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
35 *               : C/C++ compiler package for the SuperH RISC engine family
36 *               :                               (Ver.9.03 Release00).
37 *   OS         : None
38 *   H/W Platform: R0K572167 (CPU board)
39 *   Description : Ethernet PHY device driver
40 *****/
41 *   History    : Jun.10.2009 Ver.1.00.00
42 *               : Jul.23,2010 Ver.2.00.00 Comply with the Renesas API
43 *"FILE COMMENT END"*****/
44 #include "iodefine.h"
45 #include "stdint.h"
46 #include "phy.h"
47

```

### 3.5 Sample Program List "phy.c" (2/13)

```

48  /* ==== Prototype declaration ==== */
49  uint16_t _phy_read( uint16_t reg_addr );
50  void _phy_write( uint16_t reg_addr, uint16_t data );
51  void _phy_preamble( void );
52  void _phy_reg_set( uint16_t reg_addr, int32_t option );
53  void _phy_reg_read( uint16_t *data );
54  void _phy_reg_write( uint16_t data );
55  void _phy_ta_z0( void );
56  void _phy_ta_l0( void );
57  void _phy_mii_write_1( void );
58  void _phy_mii_write_0( void );
59
60  /*"FUNC COMMENT"*****
61  * ID          :
62  * Outline     : Reset the PHY module by software
63  *-----
64  * Include     :
65  *-----
66  * Declaration : int16_t phy_init( void );
67  *-----
68  * Description : Initializes the Ethernet PHY-LSI.
69  *-----
70  * Argument    : void
71  *-----
72  * Return Value : R_PHY_OK;    Succeeded to initialize the PHY-LSI
73  *              : R_PHY_ERROR; Failed to initialize the PHY-LSI
74  *-----
75  * Note        : None
76  *"FUNC COMMENT END"*****/
77  int16_t phy_init( void )
78  {
79      uint16_t reg;
80      uint16_t count;
81
82      /* ==== Initializes the PHY-LSI ==== */
83      _phy_write(BASIC_MODE_CONTROL_REG, 0x8000);
84
85      count = 0;
86
87      do{
88          reg = _phy_read(BASIC_MODE_CONTROL_REG);
89          count++;
90      }while((reg & 0x8000) && (count < 0x4000));
91
92      if(count >= 0x4000){
93          return R_PHY_ERROR;
94      }
95      else{
96          return R_PHY_OK;
97      }
98  }
99

```

### 3.6 Sample Program List "phy.c" (3/13)

```
100  /*"FUNC COMMENT"*****
101  * ID      :
102  * Outline : Set the PHY-LSI in 100 Mbps, full-duplex mode
103  *-----
104  * Include :
105  *-----
106  * Declaration : void phy_set_100full( void );
107  *-----
108  * Description : Sets the PHY-LSI in 100 Mbps, full-duplex mode.
109  *-----
110  * Argument   : void
111  *-----
112  * Return Value : void
113  *-----
114  * Note       : None
115  *"FUNC COMMENT END"*****/
116 void phy_set_100full( void )
117 {
118     _phy_write(BASIC_MODE_CONTROL_REG, 0x2100);
119 }
120
121 /*"FUNC COMMENT"*****
122 * ID      :
123 * Outline : Set the PHY-LSI in 10 Mbps, half-duplex mode
124 *-----
125 * Include :
126 *-----
127 * Declaration : void phy_set_10half( void );
128 *-----
129 * Description : Sets the PHY-LSI in 10 Mbps, half-duplex mode.
130 *-----
131 * Argument   : void
132 *-----
133 * Return Value : void
134 *-----
135 * Note       : None
136 *"FUNC COMMENT END"*****/
137 void phy_set_10half( void )
138 {
139     _phy_write(BASIC_MODE_CONTROL_REG, 0x0000);
140 }
141
```

## 3.7 Sample Program List "phy.c" (4/13)

```

142  /*"FUNC COMMENT"*****
143  * ID      :
144  * Outline : Detecte the PHY link auto-negotiation result
145  *-----
146  * Include :
147  *-----
148  * Declaration : int16_t phy_set_autonegotiate( void );
149  *-----
150  * Description : Retrieves the auto-negotiation result by the MII management
151  *             : interface and returns it as the return value.
152  *             : The PHY-LSI used in this sample program supports up to 100 Mbps,
153  *             : full-duplex mode. When the partner device supports the
154  *             : auto-negotiation, the PHY-LSI is connected with the device in
155  *             : its fastest mode. When the device does not support the
156  *             : auto-negotiation, this sample program detects the actual link
157  *             : speed in half-duplex mode by the parallel detection.
158  *-----
159  * Argument  : void
160  *-----
161  * Return Value : bit 8 - Full duplex 100 Mbps
162  *             : bit 7 - Half duplex 100 Mbps
163  *             : bit 6 - Full duplex 10 Mbps
164  *             : bit 5 - Half duplex 10 Mbps
165  *             : bit 4-0 - Always set to 00001 (IEEE 802.3)
166  *             : -1 - error
167  *-----
168  * Note      : None
169  *"FUNC COMMENT END"*****/
170  int16_t phy_set_autonegotiate( void )
171  {
172      uint16_t reg;
173      uint16_t count;
174
175      _phy_write(AN_ADVERTISEMENT_REG, 0x01E1);
176      _phy_write(BASIC_MODE_CONTROL_REG, 0x1000);
177
178      count = 0;
179
180      do{
181          reg = _phy_read(BASIC_MODE_STATUS_REG);
182          count++;
183      }while(!(reg & 0x0020) && count < 0x4000);
184
185      if(count >= 0x4000){
186          return R_PHY_ERROR;
187      }
188      else{
189          return ((int16_t)_phy_read(AN_LINK_PARTNER_ABILITY_REG));
190      }
191  }
192

```

### 3.8 Sample Program List "phy.c" (5/13)

```

193  /*"FUNC COMMENT"*****
194  * ID          :
195  * Outline     : Read the PHY module register
196  *-----
197  * Include     :
198  *-----
199  * Declaration : uint16_t _phy_read( uint16_t reg_addr );
200  *-----
201  * Description : Retrieves the PHY module register value.
202  *-----
203  * Argument    : uint16_t reg_addr ; I : PHY register address to retrieve
204  *-----
205  * Return Value : Retrieved register value
206  *-----
207  * Note        : None
208  *"FUNC COMMENT END"*****/
209  uint16_t _phy_read( uint16_t reg_addr )
210  {
211     uint16_t data;
212
213     _phy_preamble();
214     _phy_reg_set( reg_addr, PHY_READ );
215     _phy_ta_z0();
216     _phy_reg_read( &data );
217     _phy_ta_z0();
218
219     return ( data );
220 }
221
222 /*"FUNC COMMENT"*****
223 * ID          :
224 * Outline     : Write the PHY module register
225 *-----
226 * Include     :
227 *-----
228 * Declaration : void _phy_write( uint16_t reg_addr, uint16_t data );
229 *-----
230 * Description : Sets the value in the PHY module register.
231 *-----
232 * Argument    : unsigned short reg_addr ; I : PHY register address to write
233 *              : unsigned short data      ; I : Value to set in the PHY register
234 *-----
235 * Return Value : void
236 *-----
237 * Note        : None
238 *"FUNC COMMENT END"*****/
239  void _phy_write( uint16_t reg_addr, uint16_t data )
240  {
241     _phy_preamble();
242     _phy_reg_set( reg_addr, PHY_WRITE );
243     _phy_ta_l0();
244     _phy_reg_write( data );
245     _phy_ta_z0();
246 }

```

### 3.9 Sample Program List "phy.c" (6/13)

```
247
248 /*"FUNC COMMENT"*****
249 * ID      :
250 * Outline : Prepare to access the PHY module register
251 *-----
252 * Include :
253 *-----
254 * Declaration : void _phy_preamble( void );
255 *-----
256 * Description : Outputs 1 to the MII management interface to prepare to access
257 *              : the PHY module register.
258 *-----
259 * Argument   : void
260 *-----
261 * Return Value : void
262 *-----
263 * Note       : None
264 *"FUNC COMMENT END"*****/
265 void _phy_preamble( void )
266 {
267     int16_t i;
268
269     i = 32;
270     while( i > 0 ){
271         /* Outputs 1 to the MII (Media Independent Interface) block */
272         _phy_mii_write_1();
273         i--;
274     }
275 }
276
```



## 3.10 Sample Program List "phy.c" (7/13)

```

277  /*"FUNC COMMENT"*****
278  * ID          :
279  * Outline     : Set the PHY module register mode
280  *-----
281  * Include     :
282  *-----
283  * Declaration : void _phy_reg_set( uint16_t reg_addr, int32_t option );
284  *-----
285  * Description : Sets the PHY module register R/W mode.
286  *-----
287  * Argument    : unsigned short reg_addr ; I : PHY register address
288  *              : int option                ; I : Specify the R/W mode
289  *-----
290  * Return Value : void
291  *-----
292  * Note        : None
293  *"FUNC COMMENT END"*****/
294  void _phy_reg_set( uint16_t reg_addr, int32_t option )
295  {
296     int32_t i;
297     uint16_t data;
298
299     data = 0;
300     data = (PHY_ST << 14);          /* ST code */
301
302     if( option == PHY_READ ){
303         data |= (PHY_READ << 12); /* OP code(RD) */
304     }
305     else{
306         data |= (PHY_WRITE << 12); /* OP code(WT) */
307     }
308
309     data |= (PHY_ADDR << 7);       /* PHY Address */
310     data |= (reg_addr << 2);      /* Reg Address */
311
312     i = 14;
313     while( i > 0 ){
314         if( (data & 0x8000) == 0 ){
315             _phy_mii_write_0();
316         }
317         else{
318             _phy_mii_write_1();
319         }
320         data <<= 1;
321         i--;
322     }
323 }
324

```

## 3.11 Sample Program List "phy.c" (8/13)

```

325  /*"FUNC COMMENT"*****
326  * ID          :
327  * Outline     : Retrieve the PHY module register value
328  *-----
329  * Include     :
330  *-----
331  * Declaration : void  _phy_reg_read( uint16_t *data );
332  *-----
333  * Description : Retrieves the PHY module register value one bit at a time.
334  *             : Inputs or outputs signals to satisfy the following conditions;
335  *             : - MDC High level pulse width: 160 ns (min.)
336  *             : - MDC Low level pulse width: 160 ns (min.)
337  *             : - MDC cycle time: 400 ns (min.)
338  *             : - MDIO output delay time (from PHY): 300 ns (max.)
339  *-----
340  * Argument    : uint16_t *data ; 0 : Address storing the retrieved value
341  *-----
342  * Return Value : void
343  *-----
344  * Note        : Alter the wait time according to the system.
345  *"FUNC COMMENT END"*****/
346  void _phy_reg_read( uint16_t *data )
347  {
348      int32_t  i,j;
349      uint16_t reg_data;
350
351      reg_data = 0;
352      i = 16;
353      /* ---- Reads data one bit at a time ---- */
354      while( i > 0 ){
355          for(j = MDC_WAIT; j > 0; j--){
356              EtherC.PIR.LONG = 0x00000000;
357          }
358          for(j = MDC_WAIT; j > 0; j--){
359              EtherC.PIR.LONG = 0x00000001;
360          }
361
362          reg_data <<= 1;
363          reg_data |= (uint16_t)((EtherC.PIR.LONG & 0x00000008) >> 3); /* MDI read */
364
365          for(j = MDC_WAIT; j > 0; j--){
366              EtherC.PIR.LONG = 0x00000001;
367          }
368          for(j = MDC_WAIT; j > 0; j--){
369              EtherC.PIR.LONG = 0x00000000;
370          }
371          i--;
372      }
373      *data = reg_data;
374  }
375

```

## 3.12 Sample Program List "phy.c" (9/13)

```

376  /*"FUNC COMMENT"*****
377  * ID      :
378  * Outline : Set the PHY module register value
379  *-----
380  * Include :
381  *-----
382  * Declaration : void _phy_reg_write( uint16_t data );
383  *-----
384  * Description : Sets the PHY module register value one bit at a time.
385  *-----
386  * Argument   : uint16_t data ; I : Value to set in the register
387  *-----
388  * Return Value : void
389  *-----
390  * Note       : None
391  *"FUNC COMMENT END"*****/
392  void _phy_reg_write( uint16_t data )
393  {
394      int32_t i;
395
396      i = 16;
397      while( i > 0 ){
398          if( (data & 0x8000) == 0 ){
399              _phy_mii_write_0();
400          }
401          else{
402              _phy_mii_write_1();
403          }
404          i--;
405          data <<= 1;
406      }
407  }
408

```

## 3.13 Sample Program List "phy.c" (10/13)

```

409  /*"FUNC COMMENT"*****
410  * ID      :
411  * Outline : Access the PHY module register and release the bus
412  *-----
413  * Include :
414  *-----
415  * Declaration : void _phy_ta_z0( void );
416  *-----
417  * Description : Sets the access to the PHY module as reading te data.
418  *             : Outputs signals to satisfy the following conditions;
419  *             : - MDC High level pulse width: 160 ns (min.)
420  *             : - MDC Low level pulse width: 160 ns (min.)
421  *             : - MDC cycle time: 400 ns (min.)
422  *             : - MDIO setup time: 10 ns (min.)
423  *             : - MDIO hold time: 10 ns (min.)
424  *-----
425  * Argument  : void
426  *-----
427  * Return Value : void
428  *-----
429  * Note      : Alte the wait time according to the system.
430  *"FUNC COMMENT END"*****/
431  void _phy_ta_z0( void )
432  {
433      int32_t j;
434
435      for(j = MDC_WAIT; j > 0; j--){
436          EtherC.PIR.LONG = 0x00000000;
437      }
438      for(j = MDC_WAIT; j > 0; j--){
439          EtherC.PIR.LONG = 0x00000001;
440      }
441      for(j = MDC_WAIT; j > 0; j--){
442          EtherC.PIR.LONG = 0x00000001;
443      }
444      for(j = MDC_WAIT; j > 0; j--){
445          EtherC.PIR.LONG = 0x00000000;
446      }
447  }
448

```

### 3.14 Sample Program List "phy.c" (11/13)

```
449  /*"FUNC COMMENT"*****
450  * ID      :
451  * Outline : Access the PHY module register, output the TA (10) bit
452  *-----
453  * Include :
454  *-----
455  * Declaration : void _phy_ta_10(void);
456  *-----
457  * Description : Outputs 1 and 0 to the PHY module MII management interface.
458  *-----
459  * Argument   : void
460  *-----
461  * Return Value : void
462  *-----
463  * Note       : None
464  *"FUNC COMMENT END"*****/
465 void _phy_ta_10(void)
466 {
467     _phy_mii_write_1();
468     _phy_mii_write_0();
469 }
470
```

## 3.15 Sample Program List "phy.c" (12/13)

```

471  /*"FUNC COMMENT"*****
472  * ID          :
473  * Outline     : Access the PHY module register, output 1 in 1-bit
474  *-----
475  * Include     :
476  *-----
477  * Declaration : void _phy_mii_write_1( void );
478  *-----
479  * Description : Outputs 1 to the PHY module MII management interface.
480  *             : Outputs signals to satisfy the following conditions;
481  *             : - MDC High level pulse width: 160 ns (min.)
482  *             : - MDC Low level width: 160 ns (min.)
483  *             : - MDC cycle time: 400 ns (min.)
484  *             : - MDIO setup time: 10 ns (min.)
485  *             : - MDIO hold time: 10 ns (min.)
486  *-----
487  * Argument    : void
488  *-----
489  * Return Value : void
490  *-----
491  * Note        : Alter the wait time according to the system.
492  *"FUNC COMMENT END"*****/
493 void _phy_mii_write_1( void )
494 {
495     int32_t j;
496
497     for(j = MDC_WAIT; j > 0; j--){
498         EtherC.PIR.LONG = 0x00000006;
499     }
500     for(j = MDC_WAIT; j > 0; j--){
501         EtherC.PIR.LONG = 0x00000007;
502     }
503     for(j = MDC_WAIT; j > 0; j--){
504         EtherC.PIR.LONG = 0x00000007;
505     }
506     for(j = MDC_WAIT; j > 0; j--){
507         EtherC.PIR.LONG = 0x00000006;
508     }
509 }
510

```

## 3.16 Sample Program List "phy.c" (13/13)

```

511  /*"FUNC COMMENT"*****
512  * ID          :
513  * Outline     : Access the PHY module register, output 0 in 1-bit
514  *-----
515  * Include     :
516  *-----
517  * Declaration : void _phy_mii_write_0( void );
518  *-----
519  * Description : Outputs 0 to the PHY module MII management interface.
520  *             : Outputs signals to satisfy the following conditions;
521  *             : - MDC High level pulse width: 160 ns (min.)
522  *             : - MDC Low level pulse width: 160 ns (min.)
523  *             : - MDC cycle time: 400 ns (min.)
524  *             : - MDIO setup time: 10 ns (min.)
525  *             : - MDIO hold time: 10 ns (min.)
526  *-----
527  * Argument    : void
528  *-----
529  * Return Value : void
530  *-----
531  * Note        : Alter the wait time according to the system.
532  *"FUNC COMMENT END"*****/
533 void _phy_mii_write_0( void )
534 {
535     int32_t j;
536
537     for(j = MDC_WAIT; j > 0; j--){
538         EtherC.PIR.LONG = 0x00000002;
539     }
540     for(j = MDC_WAIT; j > 0; j--){
541         EtherC.PIR.LONG = 0x00000003;
542     }
543     for(j = MDC_WAIT; j > 0; j--){
544         EtherC.PIR.LONG = 0x00000003;
545     }
546     for(j = MDC_WAIT; j > 0; j--){
547         EtherC.PIR.LONG = 0x00000002;
548     }
549 }
550
551 /* End of File */

```

## 3.17 Sample Program List "phy.h" (1/2)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products. No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   Copyright (C) 2009(2010). Renesas Electronics Corporation. All Rights Reserved.
29 *"FILE COMMENT"***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : phy.h
32 *   Version    : 2.00.00
33 *   Device     : SH7216
34 *   Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
35 *               : C/C++ compiler package for the SuperH RISC engine family
36 *               :                               (Ver.9.03 Release00).
37 *   OS         : None
38 *   H/W Platform: R0K572167 (CPU board)
39 *   Description : Ethernet PHY device driver
40 *****/
41 *   History    : Jun.10.2009 Ver.1.00.00
42 *               : Jul.23,2010 Ver.2.00.00 Comply with the Renesas API
43 *"FILE COMMENT END"*****/
44 #ifndef PHY_H
45 #define PHY_H
46

```



### 3.18 Sample Program List "phy.h" (2/2)

```
/* ==== Macro definition ==== */
47 /* ---- Standard PHY Registers ---- */
48 #define BASIC_MODE_CONTROL_REG    0
49 #define BASIC_MODE_STATUS_REG     1
50 #define PHY_IDENTIFIER1_REG       2
51 #define PHY_IDENTIFIER2_REG       3
52 #define AN_ADVERTISEMENT_REG      4
53 #define AN_LINK_PARTNER_ABILITY_REG 5
54 #define AN_EXPANSION_REG          6
55
56 /* ---- Media Independent Interface ---- */
57 #define PHY_ST    1
58 #define PHY_READ  2
59 #define PHY_WRITE 1
60 #define PHY_ADDR  1
61
62 #define MDC_WAIT  3
63
64 /* ---- PHY return definitions ---- */
65 #define R_PHY_OK    0
66 #define R_PHY_ERROR -1
67
68 /* ==== Prototype declaration ==== */
69 /* ----External prototypes ---- */
70 int16_t phy_init( void );
71 void    phy_set_100full( void );
72 void    phy_set_10half( void );
73 int16_t phy_set_autonegotiate( void );
74
75 #endif /* PHY_H */
76
```

#### 4. References

- Software Manual  
SH-2A/SH2A-FPU Software Manual Rev. 3.00  
The latest version of the software manual can be downloaded from the Renesas Electronics website.
- Hardware Manual  
SH7214 Group, SH7216 Group Hardware User's Manual Rev. 2.00  
The latest version of the hardware user's manual can be downloaded from the Renesas Electronics website.

## Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jan.30.10	—	First edition issued
2.00	Sep.17.10	All	Updated to support the Renesas API in the sample program

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.  
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

#### Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

#### Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

#### Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

#### Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.  
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd.

1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

#### Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141