Introduction

In the sample application, the user program mode of the SH7216 is used to reprogram the on-chip flash memory. The data used to program the on-chip flash is stored in an external device connected to the SH7216, and the Renesas serial peripheral interface (RSPI) is used for data transfer.

The program used to reprogram the on-chip flash in the sample application is located in the user MAT of the SH7216. The simple flash API (standard API) for the SH-2 and SH-2A, supplied by Renesas Electronics, is used to reprogram the on-chip flash.

Target Device

SH7216

Contents

1. Introduction ................................................................. 2
2. Overview and Functions .................................................. 4
3. Operation of Sample Program ......................................... 9
1. Introduction

In the sample application, the SH7216 receives data from a connected external device and reprograms the on-chip flash in user program mode.

1.1 Specifications

Figure 1 shows a system overview of the sample application.

- The SH7216 operating mode is user program mode.
- The data to be written to the SH7216 is stored in the external device.
- The SH7216 and external device are connected by the RSPI, via which handshaking and transfer of write data take place.
- The SH7216 executes a program in on-chip RAM during reprogramming of the on-chip flash.
- The SH7216 has two data buffer areas (256 bytes each), which are used in parallel for writing to the on-chip flash and for downloading data.
- A user-specified erasure area is erased according to instructions from the external device.
- Data is written to a user-specified address according to instructions from the external device.
- A standard API supplied by Renesas Electronics is used to program and erase the on-chip flash.

### Table 1  SH7216 Mode Pin Settings

<table>
<thead>
<tr>
<th>Mode</th>
<th>FWE</th>
<th>MD1</th>
<th>MD0</th>
</tr>
</thead>
<tbody>
<tr>
<td>User program mode</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

1.2 Functions Used

- Renesas serial peripheral interface (RSPI)
- Dedicated sequencer for on-chip flash (FCU)
1.3 Applicable Conditions

MCU

SH7216

Operating frequency

Internal clock: 200 MHz
Bus clock: 50 MHz
Peripheral clock: 50 MHz
MTU2S clock: 100 MHz
AD clock: 50 MHz

Integrated development environment

Renesas Electronics High-performance Embedded Workshop, Ver. 4.07.00

C compiler

Renesas Electronics SuperH RISC engine Family
C/C++ Compiler Package, Ver. 9.03.00, Release 02

Compile options

High-performance Embedded Workshop default settings
(-cpu=sh2afpu -pic=1 –object="$(CONFIGDIR)$(FILELEAF).obg"
-debug –gbr=auto –chgincpath –errorpath –global_volatile=0
-opt_range=all –infinite_loop=0 –del_vacant_loop=0
-struct_alloc=1 –nologo)

1.4 Related Application Notes

The following application note is related to this application note. Refer to it as necessary in conjunction with this application note.

SH Family: Simple Flash API for SH-2 and SH-2A
2. Overview and Functions

In the sample application, the SH7216 and external device are connected by the RSPI. In addition, a dedicated sequencer (FCU) is used on the SH7216 to program and erase the on-chip flash.

2.1 Description of Functions Used

2.1.1 Renesas Serial Peripheral Interface (RSPI) Functions

The RSPI is a module that supports full-duplex synchronous serial communication. It enables high-speed serial communication with multiple processors and peripheral devices. In the sample application, the RSPI is used for handshake communication and transfer of data for reprogramming the on-chip flash between the SH7216 and the external device.

Figure 2 is a block diagram of the RSPI.
2.1.2 On-Chip Flash Dedicated Sequencer (FCU) Functions

The SH7216 uses the FCU to reprogram the on-chip flash.

Figure 3 is a block diagram of the on-chip flash.

Legend:
- FPMON: Flash pin monitor register
- FMODR: Flash mode register
- FASTAT: Flash access status register
- FAEINT: Flash access error interrupt enable register
- ROMMAT: ROM MAT select register
- FCURAME: FCU RAM enable register
- FSTATR0, FSTATR1: Flash status registers 0 and 1
- FENTRYR: Flash P/E mode entry register
- FPROTR: Flash protect register
- FRESETR: Flash reset register
- FCMDR: FCU command register
- FCPSR: FCU processing switch register
- FPESTAT: Flash P/E status register
- PCKAR: Peripheral clock notification register
- FIFE: Flash interface error interrupt

Figure 3  Block Diagram of On-Chip Flash
2.2 On-Chip Flash Programming/Erasing Operation

The SH7216 uses the FCU to program and erase the on-chip flash. The procedure for reprogramming the on-chip flash is described below. For a more detailed explanation, see SH7216 Hardware Manual. Note that the sample application uses the standard API to program and erase the on-chip flash. For details of the standard API, see the related application note.

2.2.1 Preparation for On-Chip Flash Programming/Erasing

In order to use the FCU, the FCU firmware must be stored in the FCU RAM. After the FCU firmware has been transferred, the FCU can be used to program or erase the on-chip flash by issuing FCU commands to it.

The FCU firmware is stored in the FCU firmware area of the device, and it must be transferred to the FCU RAM at startup. In addition, FCU RAM access is disabled at device startup, so access must be enabled by making the appropriate register setting.

2.2.2 On-Chip Flash Erasing

On the SH7216, the on-chip flash is divided into multiple blocks, and erasing is performed in block units. After the FCU firmware has been transferred, the FCU performs a block erase when an erase command*1 and an execute command are written to the address of the erasure target block.

Figure 4 shows the division of the SH7216 erasure blocks, and table 2 lists the addresses of the individual blocks.

Note:  1. The erase command may be written to any valid program/erase address in the on-chip flash.
Table 2  Erasure Blocks and Addresses

<table>
<thead>
<tr>
<th>Erasure block</th>
<th>Actual address</th>
<th>Program/erase address</th>
<th>Unit capacity</th>
</tr>
</thead>
<tbody>
<tr>
<td>EB00</td>
<td>H’0000_0000 to H’0000_1FFF</td>
<td>H’8080_0000 to H’8080_1FFF</td>
<td>8 KB</td>
</tr>
<tr>
<td>EB01</td>
<td>H’0000_2000 to H’0000_3FFF</td>
<td>H’8080_2000 to H’8080_3FFF</td>
<td></td>
</tr>
<tr>
<td>EB02</td>
<td>H’0000_4000 to H’0000_5FFF</td>
<td>H’8080_4000 to H’8080_5FFF</td>
<td></td>
</tr>
<tr>
<td>EB03</td>
<td>H’0000_6000 to H’0000_7FFF</td>
<td>H’8080_6000 to H’8080_7FFF</td>
<td></td>
</tr>
<tr>
<td>EB04</td>
<td>H’0000_8000 to H’0000_9FFF</td>
<td>H’8080_8000 to H’8080_9FFF</td>
<td></td>
</tr>
<tr>
<td>EB05</td>
<td>H’0000_A000 to H’0000_BFFF</td>
<td>H’8080_A000 to H’8080_BFFF</td>
<td></td>
</tr>
<tr>
<td>EB06</td>
<td>H’0000_C000 to H’0000_DFFF</td>
<td>H’8080_C000 to H’8080_DFFF</td>
<td></td>
</tr>
<tr>
<td>EB07</td>
<td>H’0000_E000 to H’0000_FFFF</td>
<td>H’8080_E000 to H’8080_FFFF</td>
<td></td>
</tr>
<tr>
<td>EB08</td>
<td>H’0001_0000 to H’0001_1FFF</td>
<td>H’8081_0000 to H’8081_1FFF</td>
<td>64 KB</td>
</tr>
<tr>
<td>EB09</td>
<td>H’0002_0000 to H’0002_1FFF</td>
<td>H’8082_0000 to H’8082_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB10</td>
<td>H’0003_0000 to H’0003_1FFF</td>
<td>H’8083_0000 to H’8083_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB11</td>
<td>H’0004_0000 to H’0004_1FFF</td>
<td>H’8084_0000 to H’8084_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB12</td>
<td>H’0005_0000 to H’0005_1FFF</td>
<td>H’8085_0000 to H’8085_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB13</td>
<td>H’0006_0000 to H’0006_1FFF</td>
<td>H’8086_0000 to H’8086_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB14</td>
<td>H’0007_0000 to H’0007_1FFF</td>
<td>H’8087_0000 to H’8087_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB15</td>
<td>H’0008_0000 to H’0008_1FFF</td>
<td>H’8088_0000 to H’8088_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB16</td>
<td>H’0009_0000 to H’0009_1FFF</td>
<td>H’8089_0000 to H’8089_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB17</td>
<td>H’000A_0000 to H’000B_1FFF</td>
<td>H’808A_0000 to H’808B_1FFF</td>
<td>128 KB</td>
</tr>
<tr>
<td>EB18</td>
<td>H’000C_0000 to H’000D_1FFF</td>
<td>H’808C_0000 to H’808D_1FFF</td>
<td></td>
</tr>
<tr>
<td>EB19</td>
<td>H’000E_0000 to H’000F_1FFF</td>
<td>H’808E_0000 to H’808F_1FFF</td>
<td></td>
</tr>
</tbody>
</table>

2.2.3  On-Chip Flash Programming

Programming of the on-chip flash can only take place when the target area is in the erased state. A single write to the user MAT comprises a 256-byte unit of data. As with erasing, the programming procedure consists of issuing a command to the FCU, after which the FCU performs the operation. A write command and the write size*1 are issued to the program/erase address, followed by writing*2 the write data (256 bytes) to the write destination address.*3

Notes:
1. The write size is fixed at 256 bytes when writing to the user MAT and user boot MAT (issue H’80 as the size).
2. The write data is written to the program/erase address in word size.
3. This address (the program/erase address) is the write address plus H’8080_0000.
2.3 Data Buffer for Reprogramming On-Chip Flash

In the sample application, a buffer area in the SH7216 is used to save the write data to be programmed to the on-chip RAM. The capacity of the buffer area is 256 bytes, which corresponds to the size of one on-chip flash write operation. A double-buffer configuration is used to enable data transfers from the external device and writing to the on-chip flash to take place in parallel.

The operation of the buffers is determined by using status flags.*1 When status = 0, the data in buffer 1 (Buff1) is written to the on-chip flash while simultaneously the next unit of write data is downloaded to buffer 2 (Buff2). When status = 1, the operations are reversed.

Figure 5 shows an outline of buffer operation, and table 3 lists the addresses in the data buffer area.*2

Note: 1. In the sample application these flags are set to user-defined values. For details, see table 3.2, Variables Used by Sample Program.

2. The data buffer area is managed by dividing it into sections. The addresses assigned to the sections can be changed, allowing user-specified addresses to be set for the buffer area.

![Figure 5 Outline of Buffer Operation](image)

<table>
<thead>
<tr>
<th>Buffer</th>
<th>Address</th>
<th>Size</th>
<th>Operation Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buff1</td>
<td>H'FFF8_1000 to H'FFF8_10FF</td>
<td>256 Bytes</td>
<td>Write to on-chip flash when status = 1.</td>
</tr>
<tr>
<td>Buff2</td>
<td>H'FFF8_1100 to H'FFF8_11FF</td>
<td>256 Bytes</td>
<td>Write to on-chip flash when status = 0.</td>
</tr>
</tbody>
</table>
3. Operation of Sample Program

Figure 6 shows the overall operation sequence of the SH7216 and the external device.

![Diagram of overall operation sequence]

Figure 6   Overall Operation Sequence

Note: * Which of Buff1 and Buff2 data is downloaded to (and which is used as the source of data for programming) is determined by the status flag. RXPI interrupts are used when downloading data.
After initial settings complete, the SH7216 issues an on-chip flash reprogramming enabled notification to the external device. After that, it receives a reprogramming start notification from the external device and reprogramming of the on-chip flash starts.

The on-chip flash reprogramming program is executed from the on-chip RAM of the SH7216. Erasing and programming take place according to instructions from the external device. The external device can specify any erasure area and write destination address.

After reprogramming of the on-chip flash finishes, the SH7216 reads the reset vector and frees the stack, after which program execution returns to the on-chip flash.

### 3.1 Basic Specifications of Sample Program

#### 3.1.1 Settings of Sample Program

Table 4 lists the setting used in the sample application.

<table>
<thead>
<tr>
<th>Function</th>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>General</td>
<td>Frequency (Input: 12.5 MHz)</td>
<td>( f_0 = 200 \text{ MHz}), ( f_1\phi = 50 \text{ MHz}), ( f_2\phi = 50 \text{ MHz}), ( f_3\phi = 50 \text{ MHz})</td>
</tr>
<tr>
<td></td>
<td>Register bank usage</td>
<td>Enabled for all interrupt levels</td>
</tr>
<tr>
<td></td>
<td>Interrupt mask level</td>
<td>0</td>
</tr>
<tr>
<td>RSPI</td>
<td>Communication mode</td>
<td>SPI operation (4-line)</td>
</tr>
<tr>
<td></td>
<td>Pins used</td>
<td>PA6 → RSPCK</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PA7 → MOSI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PA8 → MISO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PA9 → SSL0</td>
</tr>
<tr>
<td></td>
<td>Data format</td>
<td>MSB first</td>
</tr>
<tr>
<td></td>
<td>Bit rate</td>
<td>1 Mbps</td>
</tr>
<tr>
<td></td>
<td>Bit length</td>
<td>32 bits</td>
</tr>
<tr>
<td></td>
<td>Number of frames</td>
<td>When transferring write data: 4 frames</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Communication at other times (command, ACK): 1 frame</td>
</tr>
<tr>
<td></td>
<td>SSL signal polarity</td>
<td>1 (H) active</td>
</tr>
<tr>
<td></td>
<td>Master/slave</td>
<td>Master</td>
</tr>
<tr>
<td></td>
<td>Signal delay setting</td>
<td>1 RSPCK</td>
</tr>
<tr>
<td></td>
<td>Interrupt</td>
<td>Receive interrupt (level: H’A)</td>
</tr>
</tbody>
</table>
### 3.1.2 Variables Used by Sample Program

Table 5 lists the variables used in the sample application.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Function</th>
<th>Type Declaration</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buff1_full</td>
<td>Shows the state of buffer 1.</td>
<td>unsigned char</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Download in progress or empty</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Download finished</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Buff2_full</td>
<td>Shows the state of buffer 2.</td>
<td>unsigned char</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Download in progress or empty</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Download finished</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Buff_num</td>
<td>Shows the data position within the buffer (array).</td>
<td>unsigned char</td>
<td></td>
</tr>
<tr>
<td>Status</td>
<td>Shows the overall state.</td>
<td>unsigned char</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Data in Buff2 is written to flash</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Data in Buff1 is written to flash</td>
<td></td>
<td></td>
</tr>
<tr>
<td>passfail</td>
<td>Stores return value from standard API.</td>
<td>unsigned char</td>
<td></td>
</tr>
<tr>
<td>rcv_data</td>
<td>Stores receive data from RSPI.</td>
<td>unsigned long</td>
<td></td>
</tr>
<tr>
<td>erase_top</td>
<td>Stores start block of erasure target block.</td>
<td>unsigned char</td>
<td>Specified by external device</td>
</tr>
<tr>
<td>erase_num</td>
<td>Stores number of blocks to be erased.</td>
<td>unsigned char</td>
<td></td>
</tr>
<tr>
<td>wr_start_addr</td>
<td>Stores write start address.</td>
<td>unsigned long</td>
<td></td>
</tr>
<tr>
<td>wr_num</td>
<td>Stores write count (256 bytes/write).</td>
<td>unsigned long</td>
<td></td>
</tr>
</tbody>
</table>
### 3.1.3 Details of Handshake Communication

Table 6 lists details of what is communicated between the SH7216 and the external device in the sample program.

<table>
<thead>
<tr>
<th>Item</th>
<th>Data</th>
<th>Function</th>
<th>Transfer Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reprogramming enabled notification</td>
<td>H’8888_8888</td>
<td></td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Reprogramming start notification</td>
<td>H’0000_1234</td>
<td></td>
<td>External device → SH7216</td>
</tr>
<tr>
<td>Reprogramming ready notification</td>
<td>H’0000_5678</td>
<td>Sends notification that program execution has transitioned to RAM on the SH7216.</td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Erase data</td>
<td>H’xxxx_yyzz</td>
<td>yy: Erase start block (1 byte) zz: Erase block count (1 byte)</td>
<td>External device → SH7216</td>
</tr>
<tr>
<td>Erase data received ACK</td>
<td>H’xxxx_yyzz</td>
<td>Returns the above data.</td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Erase end notification</td>
<td>H’0000_9999</td>
<td>Sends notification that erasure of the specified area in the SH7216 has finished.</td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Write start address</td>
<td>H’dxxxx_xxxx</td>
<td>Specifies the write start address. The data is stored in [wr_start_addr].</td>
<td>External device → SH7216</td>
</tr>
<tr>
<td>Write start address received ACK</td>
<td>H’xxxx_xxxx</td>
<td>Returns the above receive data unmodified.</td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Write data transmit count</td>
<td>H’xxxx_xxxx</td>
<td>Specifies the write count (256 bytes per write operation). The data is stored in [wr_num].</td>
<td>External device → SH7216</td>
</tr>
<tr>
<td>Write data transmit count received ACK</td>
<td>H’xxxx_xxxx</td>
<td>Returns the above data.</td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Write data transmit request</td>
<td>H’1111_1111</td>
<td></td>
<td>SH7216 → External device</td>
</tr>
<tr>
<td>Write end notification</td>
<td>H’A5A5_5A5A</td>
<td></td>
<td>SH7216 → External device</td>
</tr>
</tbody>
</table>
3.2 Operation Procedures of Sample Program

This section describes the SH7216 operation procedures. Operate the external device in to match the procedures described below.

3.2.1 Procedure [1] Initial Settings

After initial settings of the frequency, RSPI, etc., the SH7216 transmits a [reprogramming enabled notification] to the external device.

![Figure 7 Initial Settings](image)

3.2.2 Procedure [2] Preparation for On-Chip Flash Reprogramming

When the SH7216 receives a [reprogramming start notification] from the external device, it prepares to reprogram the on-chip flash.

Preparation for reprogramming consists of transferring the on-chip flash reprogramming program to the on-chip RAM and transitioning the program’s execution area from the on-chip flash to the on-chip RAM. In addition, the vector base register (VBR) value is changed because the sample program uses the RSPI data receive interrupt when receiving reprogramming data from the external device.

After preparation for reprogramming is completed, a [reprogramming ready notification] is transmitted to the external device.

![Figure 8 Preparation for Reprogramming](image)
3.2.3 Procedure [3] Erasing On-Chip Flash
The SH7216 erases an area in the on-chip flash according to the [erase data] transmitted to it by the external device. After erasure of the specified area is completed, an [erase end notification] is transmitted to the external device.

![Diagram of Erase Operation]

Note: Erase data: H'xxxx_yyzz
yy: Erase start block
zz: Erase block count

**Figure 9 Erase Operation**
3.2.4 Procedure [4] Programming On-Chip Flash

The SH7216 programs the on-chip flash according to the [write start address] and [write data transmit count (256 bytes/write)].

The reprogramming data sent from the external device is stored in data buffers in the on-chip RAM. There are two data buffers, and writing of data to the on-chip flash proceeds according to the state of the data downloads from the external device.

After programming of the on-chip flash is completed, a [write end notification] is transmitted to the external device.

![Figure 10 Programming Operation](image)

3.2.5 Procedure [5] Program Reset

After reprogramming of the on-chip flash completes, the SH7216 reads the reset vector in the on-chip flash and returns program operation to the on-chip flash.

![Figure 11 Programming Operation](image)
### 3.3 Register Settings of Sample Program

Table 7 lists the register settings used in the sample application.

<table>
<thead>
<tr>
<th>Module (Module)</th>
<th>Register Name (Register Name)</th>
<th>Address</th>
<th>Setting Value</th>
<th>Description</th>
</tr>
</thead>
</table>
| Clock pulse generator (CPG) | Frequency control register (FRQCR) | H'FFFFE0010 | H'0303 | STC[2:0] = B'011: ×1/8
IfC[2:0] = B'000: ×1/4
PFC[2:0] = B'011: ×1/8 |
| | MTU2S clock frequency control register (MCLKCR) | H'FFFFE0410 | H'41 | MSDIVS[1:0] = B'01: ×1/2 |
| | AD clock frequency control register (ACLKCR) | H'FFFFE0414 | H'43 | ASDIVS[1:0] = B'11: ×1/4 |
| Interrupt controller (INTC) | Interrupt priority register 17 (IPR17) | H'FFFFE0C12 | H'F000 | The interrupt priority level is set to 15. |
| | Bank number register (IBNR) | H'FFFFE080E | H'C000 | BE[1:0] = B'11: Usage of register banks is according to setting of IBCR. |
| | Bank control register (IBCR) | H'FFFFE080C | H'FFFF | Enable register bank usage for all interrupt levels. |
| Standby control | Standby control register 5 (STBCR5) | H'FFFFE0418 | H'FE | MSTP50 = 0: RSPI operates |
| Pin function controller (PFC) | Port A control register L3 (PACRL3) | H'FFFFE3812 | H'0055 | PA9MD[2:0] = B'101: SSL0 I/O
PA8MD[2:0] = B'101: MISO I/O |
| | Port A control register L2 (PACRL2) | H'FFFFE3814 | H'5500 | PA7MD[2:0] = B'101: MOSI I/O
PA6MD[2:0] = B'101: RSPCK I/O |
| Renesas serial peripheral interface (RSPI) | RSPI control register (SPCR) | H'FFFFFB000 | H'C8 | SPRIE = B'1: Generation of RSPI receive interrupt requests enabled
SPE = B'1: RSPI function enabled
MSTR = B'1: Master mode
SPMS = B'0: SPI operation (4-wire) |
| | RSPI slave select polarity register (SSLP) | H'FFFFFB001 | H'00 | SSL[3:0]P = B'0000: SSL0 signal set to active-0 |
| | RSPI pin control register (SPPCR) | H'FFFFFB002 | H'30 | MOIFE = B'1: MOSI output value equals value set in MOIFV bit.
MOIFV = B'1: MOSI idle fixed value equals 1.
SPOM = B'0: RSPI output pin is CMOS output. |
| | RSPI status register (SPSR) | H'FFFFFB003 | H'22 | When making settings:
Clear SPRF.
Set SPTEF.
Clear OVRF. |
<p>| | RSPI data register (SPDR) | H'FFFFFB004 | | Transmit and receive data controlled by RSPI commands are written to and read from this register. |
| | RSPI sequence control register (SPSCR) | H'FFFFFB008 | H'00 | SPSLN[2:0] = B'000: Sequence length of 1 |
| | RSPI bit rate register (SPBR) | H'FFFFFB00A | H'24 | RSPI 4-wire master mode bit rate: 1 Mbps |</p>
<table>
<thead>
<tr>
<th>Module</th>
<th>Register Name</th>
<th>Address</th>
<th>Setting Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Renesas serial peripheral interface (RSPI)</td>
<td>RSPI data control register (SPDCR)</td>
<td>H'FFFFFB00B</td>
<td>H'20 or H'23</td>
<td>SPLW = B'1: Longword access to SPDR register.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPFC[1:0] = B'00: 1 frame can be stored in SPDR register.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPFC[1:0] = B'11: 4 frame can be stored in SPDR register.</td>
</tr>
<tr>
<td></td>
<td>RSPI command register 0 (SPCMD0)</td>
<td>H'FFFFFB010</td>
<td>H'0703 or H'0203</td>
<td>SCKDEN = B'0: RSPCK delay of 1 RSPCK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SLNDEN = B'0: SSL negation delay of 1 RSPCK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPNDEN = B'0: Next-access delay of 1 RSPCK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LSBF = B'0: MSB first</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPB[3:0]: Transfer data length setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SSLKP = B'0: All SSL signals negated upon completion of transfer</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SSLA[2:0] = B'000: Asserted at SSL0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BRDV[1:0] = B'00: Base bit rate selected</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPOL = B'1: RSPCK = 1 when idle</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPHA = B'1: Data change at odd edge, data sampling at even edge</td>
</tr>
</tbody>
</table>
3.4 Flowchart of Sample Program

![Flowchart Diagram]

**Figure 12 Main Routine**

- `main()`
  - `cpg_init()`
    - Transfer frequency setting program to on-chip RAM
    - Run FRQCR setting program transferred to on-chip RAM
    - `RTS`
  - `rspl_init()`
    - RSPI initial setting routine
  - `intc_init()`
    - INTC setting routine
  - Cancel interrupt mask
  - Issue reprogramming enabled notification
  - Reprogramming start notification received?
    - No
      - Frequency setting routine
    - Yes
      - Wait until reprogramming start command received from external device.
      - Start transfer of program from ROM to RAM.

**Figure 13 Frequency Setting Routine**

- `cpg_init()`
  - Transfer frequency setting program to on-chip RAM
  - Run FRQCR setting program transferred to on-chip RAM
  - `RTS`
  - FRQCR settings
    - Set operating frequency
    - `nop() × 256 times`
    - Set MTU2S/AD frequency
    - `RTS`

\[\text{Settings}\]
\[
\begin{align*}
\text{FRQCR} & = \text{H'0303} \\
I_0 & = 200 \text{ MHz}, B_0 & = 50 \text{ MHz}, P_0 & = 50 \text{ MHz} \\
\text{MCLKCR} & = \text{H'01} \\
M & = 100 \text{ MHz} \\
ACLKCR & = \text{H'03} \\
A & = 50 \text{ MHz}
\end{align*}
\]
rspl_init()

![Diagram showing the RSPI initial setting routine with settings and parameters]

- STBCR5 = H'FE
  - RSPI is operating.
- SPPCR = H'30
  - MOSI idle constant: 1
  - CMOS output
  - Normal mode
- SPBR = 24
  - 1 Mbps@pp = 50 MHz communication
- SPDCR = H'20
  - Longword access to SPDR
  - SPDR reads receive buffer.
  - 1-frame transmission/reception
- SPCMD0 = H'0203
  - Delay times: 1 RSPCK
  - MSB-first
  - 1 frame: 32 bits
  - Idle time RSPCK: 1
  - Data change at odd edge
  - Data sampling at even edge
- PACRL3 = H'0055
- PACRL2 = H'5500
- PA9 → SSL0
- PA8 → MISO
- PA7 → MOSI
- PA6 → RSPCK
- SPCR = H'C8
  - Receive interrupt enabled
  - RSPI function enabled
  - Master mode
  - SPI operation (4-line)

**Figure 14** RSPI Initial Setting Routine

init_INTQ()

![Diagram showing the INTC initial setting routine with settings and parameters]

- IBNR = H'C000
  - Register bank usage is according to setting of IBCR.
  - IBCR = H'FFFF
  - Register bank usage enabled at interrupt levels 1 to 15.
- IPRI7 = H'A000
  - Set RSPI interrupt level to 10.

**Figure 15** INTC Initial Setting Routine
ROM2RAM()

Set interrupt mask

Transfer to on-chip RAM program for reprogramming on-chip flash

Change VBR to on-chip RAM

ram_main()

------------- Run program that was transferred to on-chip RAM.

RTS

Note: This routine is the RSPI receive interrupt routine.

Figure 16  Reprogramming Preparation (Program Transfer) Routine
ram_main()
  Initialize variables
  Transmit reprogramming ready command

  Wait to receive erasure block notification

  Store receive data in variables
  Lowest byte: Erase block count
  2nd lowest byte: Erase start block

  Erase specified block
  Erase successful?
    Yes
    Received block count finished?
      Yes
      Transmit erase end notification
    No
    No
      Received block count finished?
        Yes
        Transmit erase end notification

      Transmit erase end notification

  Wait to receive write address
  Store receive data in variable
  Transmit ACK

  Wait to receive write count
  Store receive data in variable
  Transmit ACK

Figure 17 Reprogramming Control Routine (1)
1

Change transmit/receive frame count to 4

Clear interrupt mask

Transmit write data transmit request

Specified write count finished?

Yes

No

Buffer 1 full?

Yes

Write buffer 1 data

Clear buffer 1 full flag
Increment write destination address
Decrement write count

No

Buffer 2 full?

Yes

Write buffer 2 data

Clear buffer 2 full flag
Increment write destination address
Decrement write count

Increment write destination address
Decrement write count

Change transmit/receive frame count to 1

Transmit reprogramming end command

Figure 18 Reprogramming Control Routine (2)
int_spri()

Status = 0?

Yes

Store receive data in buffer 1 \times 4 times

Buffer 1 full?

Yes

Set buffer 1 full flag
Set status flag

Clear receive data full flag

Buffer 1 or 2 empty?

Yes

Transmit write data transmit request

RTE

Status = 1?

No

fail()

Yes

Store receive data in buffer 2 \times 4 times

Buffer 2 full?

No

Set buffer 2 full flag
Set status flag

Yes

Set buffer 2 full flag
Set status flag

Figure 19  Write Data Download Routine (Receive Interrupt)
Website and Support

Renesas Electronics Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.
<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Jun.20.10</td>
<td>—</td>
<td>First edition issued</td>
</tr>
<tr>
<td>2.00</td>
<td>Dec.14.10</td>
<td>—</td>
<td>Amended to use simple flash API for SH-2 and SH-2A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Revised overall</td>
</tr>
<tr>
<td>2.10</td>
<td>Feb.28.11</td>
<td>—</td>
<td>Added read after FRQCR settings</td>
</tr>
</tbody>
</table>
General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

<table>
<thead>
<tr>
<th>1. Handling of Unused Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.</td>
</tr>
<tr>
<td>— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2. Processing at Power-on</th>
</tr>
</thead>
<tbody>
<tr>
<td>The state of the product is undefined at the moment when power is supplied.</td>
</tr>
<tr>
<td>— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.</td>
</tr>
<tr>
<td>In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.</td>
</tr>
<tr>
<td>In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>3. Prohibition of Access to Reserved Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access to reserved addresses is prohibited.</td>
</tr>
<tr>
<td>— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4. Clock Signals</th>
</tr>
</thead>
<tbody>
<tr>
<td>After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.</td>
</tr>
<tr>
<td>— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>5. Differences between Products</th>
</tr>
</thead>
<tbody>
<tr>
<td>Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.</td>
</tr>
<tr>
<td>— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.</td>
</tr>
</tbody>
</table>
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other relevant information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use or misuse of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.