To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}$, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1 ${ }^{\text {st }}, 2010$<br>Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## Renesns

# SH7144F Group On-Chip Interface $I^{2}$ C Bus Interface Volume <br> Application Note 

Renesas 32-Bit RISC
Microcomputer
SuperH ${ }^{\text {TM }}$ RISC engine Family/ SH7144 Series

# Renesas 32-Bit RISC Microcomputer SuperH ${ }^{\text {TM }}$ RISC engine Family/ SH7144 Series <br> SH7144F Group On-Chip Interface $I^{2} \mathrm{C}$ Bus Interface Volume 

 Application Note
## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

## Preface

A process of unification and standardization of peripheral interfaces is currently underway in various fields in response to the need for lower cost and greater ease of use. The $I^{2} \mathrm{C}$ Bus interface covered by this Application Note is one such standardized interface, and its applications include use as a consumer product control IC interface, notebook PC battery pack control interface, and PC monitor control interface.

The $I^{2} C$ Bus is a bidirectional serial bus system standard developed by Philips Corporation of the Netherlands. With products conforming to this specification, mutual data communication is possible among a number of peripheral ICs using two lines (a clock line and data line).

The $I^{2} \mathrm{C}$ Bus interface incorporated in Renesas Technology's SH7144F Group of original 32-bit single-chip microcomputers conforms to the $I^{2} \mathrm{C}$ Bus interface proposed by Philips Corporation, and is provided with subset functions. (Note, however, that some $I^{2} \mathrm{C}$ Bus interface specifications may not be met.)

In this Application Note, section 1 and section 2 give an overview of the $\mathrm{I}^{2} \mathrm{C}$ Bus and a general description of the specifications and functions of Renesas Technology's $I^{2} \mathrm{C}$ Bus interface module, and section 2 presents some examples of $\mathrm{I}^{2} \mathrm{C}$ bus interface applications using the SH7144F Group.

## Although the operation of the task programs in this Application Note has been checked, operation should be confirmed again before any of these programs are actually used.

Note: $I^{2} \mathrm{C}$ Bus: Inter IC Bus

Rev. 1.00, 07/03, page vi of viii

## Contents

Section $1 I^{2} C$ Bus Overview ..... 1
$1.1 \quad \mathrm{I}^{2} \mathrm{C}$ Bus Features ..... 1
1.1.1 $\quad I^{2} \mathrm{C}$ Bus Features ..... 1
1.1.2 Differences from Serial Interface (SCI) ..... 2
1.1.3 $\mathrm{I}^{2} \mathrm{C}$ Bus Connection. ..... 3
1.2 Data Transfer Method Using I ${ }^{2} \mathrm{C}$ Bus ..... 4
1.2.1 Basics of Data Transfer Using I ${ }^{2} \mathrm{C}$ Bus ..... 4
1.2.2 Data Transfer Procedure ..... 7
1.3 Single-Master and Multi-Master Configurations ..... 9
1.3.1 Single-Master Configuration ..... 9
1.3.2 Multi-Master Configuration ..... 10
1.4 Communication Regulation Procedure ..... 11
Section 2 SH7144F Group Application Examples ..... 13
2.1 Guide to SH7144F Group Application Examples ..... 13
2.1.1 Organization of SH7144F Group Application Examples ..... 13
2.1.2 Vector Table Definition File ..... 14
2.1.3 Register Definition File ..... 20
2.2 Single-Master Transmission ..... 21
2.2.1 Specifications ..... 21
2.2.2 Operation ..... 23
2.2.3 Software ..... 24
2.2.4 Flowcharts ..... 29
2.2.5 Program Listing ..... 32
2.3 Single-Master Reception ..... 36
2.3.1 Specifications ..... 36
2.3.2 Operation ..... 38
2.3.3 Software ..... 39
2.3.4 Flowcharts ..... 44
2.3.5 Program Listing ..... 48
Section 3 Appendix ..... 53
3.1 SH7145F Register Definition File. ..... 53

Rev. 1.00, 07/03, page viii of viii

## Section $1 \quad \mathrm{I}^{2} \mathrm{C}$ Bus Overview

## 1.1 $\quad I^{2} \mathbf{C}$ Bus Features

### 1.1.1 $\quad I^{2} \mathrm{C}$ Bus Features

$I^{2} \mathrm{C}$ Bus Features are summarized below.

- The bus comprises two bus lines: a serial data line (SDA) and serial clock line (SCL). $\mathrm{I}^{2} \mathrm{C}$ Bus device expansion can be carried out easily.
- There is always a master-slave relationship between devices, and each device has a unique address. A device functioning as a master first specifies the unique address of the communicating party, thereby establishing a communication path and enabling data communication.
- Any device can become a master (and a multi-master system can be constructed). Therefore, with the $\mathrm{I}^{2} \mathrm{C}$ Bus interface, a bus right contention prevention system is defined to prevent destruction of data.
- The data transfer speed is a maximum of 100 kbps in standard mode, and a maximum of 400 kbps in high-speed mode (a speed of up to 3.4 Mbps is defined in $\mathrm{I}^{2} \mathrm{C}$ Bus Specification Ver. 2.0).
- The total number of devices in an $\mathrm{I}^{2} \mathrm{C}$ Bus system is determined by the system capacitive load upper limit of 400 pF .
- Application examples include SMBus*1 and ACCESS.bus*2.

Notes: *1 SMBus (System Management Bus) is a serial bus developed by Duracell Corporation and Intel Corporation.
*2 ACCESS.bus is a serial bus developed by Digital Equipment Corporation.

### 1.1.2 Differences from Serial Interface (SCI)

Differences from Renesas Technology's serial interface, Serial Communication Interface (SCI), are summarized below.

As shown in table 1.1, the SCI uses two data lines, a transmission data line and a reception data line. Data communication is usually carried out on a one-to-one basis. The $I^{2} \mathrm{C}$ Bus, on the other hand, performs bidirectional communication using a single data line. As the destination communicating party is determined by having the master device specify the unique address of the communicating party, data transmission/reception is possible to and from a number of arbitrary devices. Also, since a bus right collision prevention mechanism is defined for the $\mathrm{I}^{2} \mathrm{C}$ Bus, it supports a multi-master system in which any device can operate as a master. The transfer rate is a maximum of 100 kbps in standard mode and a maximum of 400 kbps in high-speed mode.

Table 1.1 Differences from SCI

|  | SCI |  | $I^{2} \mathrm{C}$ Bus |
| :---: | :---: | :---: | :---: |
|  | Synchronous Communication | Asynchronous Communication |  |
| Pins used | 3-line system | 2-line system | 2-line system |
|  | Transmit data output | Transmit data output | Transmit/receive data input/output |
|  | Receive data input | Receive data input |  |
|  | Serial clock | Serial clock (when using external clock) | Serial clock |
| Transfer rate | 100 bps to 4 Mbps | 100 bps to 4 Mbps | 100 kbps (standard mode) |
|  |  |  | 400 kbps (high-speed mode) |
| Transmission/ reception to/from multiple ICs | No | No | Yes, slave controlled by address |

Note: Hs mode (maximum transfer speed: 3.4 Mbps ) defined in $\mathrm{I}^{2} \mathrm{C}$ Bus Specification Ver. 2.0 is not supported.

### 1.1.3 $\quad I^{2} \mathrm{C}$ Bus Connection

Figure 1.1 illustrates $I^{2} \mathrm{C}$ Bus interface connection. As shown in the figure, the $\mathrm{I}^{2} \mathrm{C}$ Bus comprises a clock line SCL and data line SDA, each of which is connected to bus power supply VBB via a pull-up resistance. The SCL pin and SDA pin of device 1 and device 2 are wired-AND connected to the SCL line and SDA line, respectively.

When device 1 drives the SCL line low, device 2 confirms that another device is using the bus by monitoring the state of the SCL line. Through the wired-AND connection, even if the SCL line is driven while device 1 is using the bus, it is possible for device 2 to drive SCL low and place the communication operation in a "waiting" state for device 1 (see section 2, SH7144F Group Application Examples, for details).


Figure 1.1 Bus Interface Connection (when Device 1 First Drives SCL Low)

### 1.2 Data Transfer Method Using I ${ }^{2} \mathbf{C}$ Bus

### 1.2.1 Basics of Data Transfer Using I $\mathbf{I}^{\mathbf{2}} \mathrm{C}$ Bus

First, the basics of data transfer using the $\mathrm{I}^{2} \mathrm{C}$ Bus will be explained.
(1) Master device

A master device generates a synchronization clock for performing data communication, and issues start/stop conditions for starting/stopping data communication.
(2) Slave device

A slave device is an $\mathrm{I}^{2} \mathrm{C}$ Bus device other than a master device. Its address is specified by a master device.
(3) Transmitting device

A transmitting device is a device that transmits data to the bus. It may be a master device or slave device.
(4) Receiving device

A receiving device is a device that receives data from the bus. It may be a master device or slave device.
(5) Start condition and stop condition

The start condition is an operation in which the SDA line changes from high to low when the SCL line is high. This starts data communication operation.
The stop condition is an operation in which the SDA line changes from low to high when the SCL line is high. This stops data communication operation.
The start condition and stop condition are always generated by a master. After a start condition has occurred, the bus goes to the busy state. When a stop condition occurs, the bus returns to the free state a short while later.


Figure 1.2 Start Condition and Stop Condition
(6) Data output timing

As data output timing, data on the SDA line is updated when the SCL line is low, and data on the SDA line is confirmed when the SCL line is high, as shown in figure 1.3. When the SCL line is high, the SDA line changes only in the event of a start condition or stop condition described above.


Figure 1.3 Data Output Timing
(7) Master transmission operation

A master transmission operation is an operation when a master device is a transmitting device. Possible master transmission operations are slave address transmission after issuance of a start condition, and transmission of a command, etc., to a slave device.
(8) Master reception operation

A master reception operation is an operation when a master device is a receiving device.
(9) Slave transmission operation

A slave transmission operation is an operation when a slave device is a transmitting device.
(10) Slave reception operation

A slave reception operation is an operation when a slave device is a receiving device. With a slave address transmit frame by a master device after a start condition, the slave device performs a reception operation.
(11) Bus released state

In this state, no $\mathrm{I}^{2} \mathrm{C}$ Bus devices are performing data communication. The SCL and SDA lines are constantly high.
(12) Bus occupied state

In the bus occupied state, an $I^{2} C$ Bus device is performing data communication. The bus released state is returned to when a master device issues a stop condition.
(13) Data transfer format

Figure 1.4 shows the $\mathrm{I}^{2} \mathrm{C}$ Bus data transfer format. Start and stop conditions, and the SCL clock, are generated by a master device. The first data after a start condition is a slave address, and a bit indicating the data communication direction is added as an 8th bit. A value of 0 in this bit indicates that data communication from the second byte onward is a master transmission operation, and a value of 1 means that data communication from the second byte onward is a master reception operation. The slave address is defined by 7 bits ${ }^{* 1}$, and is set by the user in the range $\mathrm{B}^{\prime} 0000000$ to $\mathrm{B}^{\prime} 1111111$. However, address $\mathrm{B}^{\prime} 0000000$ (known as the general call address ${ }^{* 2}$ ) and some other addresses are reserved.
Transfer data comprises 1-byte (8-bit) units, and a confirmatory response bit (acknowledge bit) from the receiving device is added as the 9th bit. For example, when a master transmits a slave address, the corresponding slave drives SDA low at the 9th clock and returns an acknowledgment to the master. There is no restriction on the number of bytes of data that can be transferred between the first start condition and stop condition. Data communication is ended by a stop condition.

Notes: *1 In the $I^{2} \mathrm{C}$ Bus Specification, a 10-bit address specification is defined. The Renesas Technology $I^{2} \mathrm{C}$ Bus interface module does not support a 10-bit address specification.
*2 General call address $\mathrm{B}^{\prime} 0000000$ is used to specify the addresses of all slaves connected to the bus.


Legend:
$\mathrm{S}: \quad$ Start bit (start condition)
R/W: Data direction bit
ACK: Confirmatory response bit (Acknowledge bit)
P: Stop bit (stop condition)
Figure 1.4 Data Transfer Format

### 1.2.2 Data Transfer Procedure

$($ Example: Master device $=$ transmitting device, slave device $=$ receiving device $)$
Figure 1.5 shows an example of a case in which a master device transmits one byte of data to a slave device. First, the master device issues a start condition, and when the SCL line is high, changes the SDA line from high to low. Next, the master outputs a clock on the SCL line, and also outputs the address of the slave to be communicated with on the SDA line. The slave address is defined by 7 bits, and a bit indicating the data communication direction is added as an 8 th bit.

The master device releases the SDA line at the 9th clock, and prepares for an acknowledgment from the slave device. The slave device drives the SDA line low at the 9th clock and returns an acknowledgment. The master device receives the acknowledgment from the slave device, and holds the SCL line low until the next transmit data is ready. When the transmit data is ready, the master device outputs data to the SDA line while outputting a clock to the SCL line. As before, the slave device returns an acknowledgment to the master device at the 9th clock, reporting that data has been received normally. On receiving the acknowledgment from the slave device, the master device holds the SCL line low. The master device then issues a stop condition, and when the SCL line is high, the SDA line is changed from low to high.

If, during communication, the slave device is unable to receive data immediately because it is performing other processing, the SCL line can be held low on the slave device side, placing the master device in a waiting state. The timing at which the slave device can drive SCL low is when the master device is driving SCL low.


Legend:
ACK: Confirmatory response bit (Acknowledge)
$\mathrm{R} / \overline{\mathrm{W}}$ : Bit indicating transmission/reception direction

Figure 1.5 Data Transfer Format
(when Master $=$ Transmitting Device, Slave $=$ Receiving Device)

### 1.3 Single-Master and Multi-Master Configurations

### 1.3.1 Single-Master Configuration

A master device issues start and stop conditions, and manages data communication. It outputs a synchronization clock and slave address for data transmission/reception onto the SCL line. A system configuration such as that shown in figure 1.6 , in which the master device does not change, is called a single-master configuration.


Figure 1.6 Single-Master Configuration

### 1.3.2 Multi-Master Configuration

A system configuration such as that shown in figure 1.7, in which there are two or more devices that can become a master device, is called a multi-master configuration.

A master device can start data transfer only when the bus is in the released state. In a multi-master configuration, it is possible that a number of master devices will attempt to start data transfer simultaneously. That is to say, bus right collisions will occur. Therefore, the $\mathrm{I}^{2} \mathrm{C}$ Bus Specification stipulates a communication regulation procedure to be followed when a bus right collision occurs. See section 1.4, Communication Regulation Procedure, for details.


Figure 1.7 Multi-Master Configuration

### 1.4 Communication Regulation Procedure

With the $\mathrm{I}^{2} \mathrm{C}$ Bus interface, a communication regulation procedure for preventing bus right collisions is defined, and can be applied to a multi-master configuration system.

A master device monitors the bus lines, confirms that the bus has been released, and issues a start condition. At this time, there is a possibility of start condition issuance processing being generated by a number of master devices simultaneously. A single master device is therefore determined by means of a communication regulation procedure as shown in figure 1.8.

With the $I^{2} \mathrm{C}$ Bus, data on the SDA line must be confirmed while the SCL line is high. Thus, each device monitors the SCL line for a rise after a start condition, and compares the state of the SDA line with the device's internal data (slave address). If device 1 drives SDA high and device 2 drives SDA low, the actual SDA line goes low due to the wired-AND connection, and therefore device 1 confirms a difference from the data it is trying to output, and turns off its data output stage. In this example, device 2 continues operation as the master device. If all the masters attempt to specify the address of the same slave device, the procedure moves on to the next step, and data comparison is carried out.

For example, if the transfer data is $\mathrm{H}^{\prime} 01$ and $\mathrm{H}^{\prime} 02$, as in figure 1.9 , the interval during which data $\mathrm{H}^{\prime} 01$ is low is longer, and so data $\mathrm{H}^{\prime} 01$ is valid. Therefore, the general call address ( $\mathrm{H}^{\prime} 00$ ) has the highest priority.


Figure 1.8 Communication Regulation Procedure (Detection of "Bus Arbitration Lost" State)


Figure 1.9 Actual Example of Communication Regulation

## Section 2 SH7144F Group Application Examples

### 2.1 Guide to SH7144F Group Application Examples

### 2.1.1 Organization of SH7144F Group Application Examples

In these SH7144F Group application examples, the layout shown in figure 2.1 is employed to describe examples of the use of the SH7144F Group's $I^{2} \mathrm{C}$ Bus interface. The device used is assumed to be an SH7145F.


Figure 2.1 Organization of SH7144F Group Application Examples
(1) Specifications

Describes the system specifications for the sample task.
(2) Operation

Describes the operation of the sample task, using a timing chart.
(3) Software
(a) Modules

Describes the software modules used in the operation of the sample task.
(b) Internal Registers Used

Describes $\mathrm{I}^{2} \mathrm{C}$ Bus interface and other internal registers set by the modules.
(c) Variables

Describes software variables used in operation of the sample task.
(d) RAM Used

Describes the labels and functions of RAM used by the modules.
(4) Flowcharts

Describes the software that executes the sample task, using flowcharts.
(5) Program Listing

Shows a program listing of the software that executes the sample task.

### 2.1.2 Vector Table Definition File

A vector table definition file using C is shown below. A file is created that secures the start addresses of interrupt service routines as shown in figure 2.2. When interrupt handling is used, the start label of the interrupt service routine is written at the vector location corresponding to the interrupt.

Figure 2.2 shows an example in which the main() function is used. The main() function and dummy() function are externally referenced.

The main() function is located at the power-on reset and manual reset vector address. The stack area at this time is allocated to on-chip RAM H'FFFFFFFC.

Dummy function dummy() is allocated for other interrupts.


Figure 2.2 Vector Definition File
dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy,

| /* (006) H'00000018 | illegal slot instruction | */ |
| :--- | :--- | :--- | :--- |
| /* (007) H'0000001C | (Reserved for system use) | */ |
| /* (008) H'00000020 | (Reserved for system use) | */ |
| /* (009) H'00000024 | CPU address error | */ |
| /* (010) H'00000028 | DMA address error | */ |
| /* (011) H'0000002C | NMI | */ |
| /* (012) H'00000030 | UBC (User break) | */ |
| /* (013) H'00000034 | (Reserved for system use) | */ |
| /* (014) H'00000038 | H-UDI | */ |
| /* (015) H'0000003C | (Reserved for system use) | */ |
| /* (016) H'00000040 | (Reserved for system use) | */ |
| /* (017) H'00000044 | (Reserved for system use) | */ |
| /* (018) H'00000048 | (Reserved for system use) | */ |
| /* (019) H'0000004C | (Reserved for system use) | */ |
| /* (020) H'00000050 | (Reserved for system use) | */ |
| /* (021) H'00000054 | (Reserved for system use) | */ |
| /* (022) H'00000058 | (Reserved for system use) | */ |
| /* (023) H'0000005C | (Reserved for system use) | */ |
| /* (024) H'00000060 | (Reserved for system use) | */ |
| /* (025) H'00000064 | (Reserved for system use) | */ |
| /* (026) H'00000068 | (Reserved for system use) | */ |
| /* (027) H'0000006C | (Reserved for system use) | */ |
| /* (028) H'00000070 | (Reserved for system use) | */ |
| /* (029) H'00000074 | (Reserved for system use) | */ |
| /* (030) H'00000078 | (Reserved for system use) | */ |
| /* (031) H'0000007C | (Reserved for system use) | */ |
| /* |  |  |

$\begin{array}{lll}\text { /* (006) H'00000018 } & \text { illegal slot instruction } \\ \text { /* ( } 007 \text { ) H'0000001C } & \text { (Reserved for system use) */ }\end{array}$
/* (008) H'00000020
/* (009) H'00000024
/* (010) H'00000028
/* (011) H'0000002C
/* (012) H'00000030
/* (013) H'00000034
/* (014) H'00000038
/* (015) H'0000003C
/* (016) H'00000040
/* (017) H'00000044
/* (018) H'00000048
/* (019) H'0000004C
/* (020) H'00000050
/* (021) H'00000054
/* (022) H'00000058
/* (023) H'0000005C
/* (024) H'00000060
/* (025) H'00000064
/* (026) H'00000068
/* (027) H'0000006C
/* (028) H'00000070
/* (029) H'00000074
/* (030) H'00000078
/* (031) H'0000007C
/* (032) H'00000080
/* (033) H'00000084
/* (034) H'00000088
/* (035) H'0000008C
/* (036) H'00000090
/* (037) H'00000094
/* (038) H'00000098
/* (039) H'0000009C
/* (040) H'000000A0
/* (041) H'000000A4
/* (042) H'000000A8
/* (043) H'000000AC
/* (044) H'000000B0
/* (045) H'000000B4
/* (046) H'000000B8
/* (047) H'000000BC
/* (048) H'000000C0
/* (049) H'000000C4
/* (050) H'000000C8
/* (051) H'000000CC
/* (052) H'000000D0

Figure 2.2 Vector Definition File (cont)
dummy, dummy, dummy, dummy dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy,

```
/* (053) H'000000D4
/* (054) H'000000D8
/* (055) H'000000DC
/* (056) H'000000E0
/* (057) H'000000E4
/* (058) H'000000E8
/* (059) H'000000EC
/* (060) H'000000F0
/* (061) H'000000F4
/* (062) H'000000F8
/* (063) H'000000FC
/* (064) H'00000100
/* (065) H'00000104
/* (066) H'00000108
/* (067) H'0000010C
/* (068) H'00000110
/* (069) H'00000114
/* (070) H'00000118
/* (071) H'0000011C
/* (072) H'00000120
/* (073) H'00000124
/* (074) H'00000128
/* (075) H'0000012C
/* (076) H'00000130
/* (077) H'00000134
/* (078) H'00000138
/* (079) H'0000013C
/* (080) H'00000140
/* (081) H'00000144
/* (082) H'00000148
/* (083) H'0000014C
/* (084) H'00000150
/* (085) H'00000154
/* (086) H'00000158
/* (087) H'0000015C
/* (088) H'00000160
/* (089) H'00000164
/* (090) H'00000168
/* (091) H'0000016C
/* (092) H'00000170
/* (093) H'00000174
/* (094) H'00000178
/* (095) H'0000017C
/* (096) H'00000180
/* (097) H'00000184
/* (098) H'00000188
/* (099) H'0000018C
*/
    */
    */
MTU0/TGIA_0 */
MTU0/TGIB_0 */
MTU0/TGIC_0 */
MTU0/TGID_0 */
MTU0/TCIV_0 */
    */
    */
    */
MTU1/TGIA_1 */
MTU1/TGIB_1 */
    */
    */
```

Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
Trap inst (user vectors) */
IRQ0 */
IRQ1 */
IRQ2 */
IRQ3 */
IRQ4 */
IRQ5 */
IRQ6 */
IRQ7 */
DMAC/ DEIO */
*/

* /
*/

```
DMAC/ DEI1 */
```

```
DMAC/ DEI1 */
```

*/
*/
*/

```
DMAC/ DEI2 */
```

```
DMAC/ DEI2 */
```

* /
*/
*/

Figure 2.2 Vector Definition File (cont)
dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy,

```
/* (100) H'00000190
/* (101) H'00000194
/* (102) H'00000198
/* (103) H'0000019C
/* (104) H'000001A0
/* (105) H'000001A4
/* (106) H'000001A8
/* (107) H'000001AC
/* (108) H'000001B0
/* (109) H'000001B4
/* (110) H'000001B8
/* (111) H'000001BC
/* (112) H'000001C0
/* (113) H'000001C4
/* (114) H'000001C8
/* (115) H'000001CC
/* (116) H'000001D0
/* (117) H'000001D4
/* (118) H'000001D8
/* (119) H'000001DC
/* (120) H'000001E0
/* (121) H'000001E4
/* (122) H'000001E8
/* (123) H'000001EC
/* (124) H'000001F0
/* (125) H'000001F4
/* (126) H'000001F8
/* (127) H'000001FC
/* (128) H'00000200
/* (129) H'00000204
/* (130) H'00000208
/* (131) H'0000020C
/* (132) H'00000210
/* (133) H'00000214
/* (134) H'00000218
/* (135) H'0000021C
/* (136) H'00000220
/* (137) H'00000224
/* (138) H'00000228
/* (139) H'0000022C
/* (140) H'00000230
/* (141) H'00000234
/* (142) H'00000238
/* (143) H'0000023C
/* (144) H'00000240
/* (145) H'00000244
/* (146) H'00000248
```

Figure 2.2 Vector Definition File (cont)
dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy,

```
/* (147) H'0000024C
/* (148) H'00000250
/* (149) H'00000254
/* (150) H'00000258
/* (151) H'0000025C
/* (152) H'00000260
/* (153) H'00000264
/* (154) H'00000268
/* (155) H'0000026C
/* (156) H'00000270
/* (157) H'00000274
/* (158) H'00000278
/* (159) H'0000027C
/* (160) H'00000280
/* (161) H'00000284
/* (162) H'00000288
/* (163) H'0000028C
/* (164) H'00000290
/* (165) H'00000294
/* (166) H'00000298
/* (167) H'0000029C
/* (168) H'000002A0
/* (169) H'000002A4
/* (170) H'000002A8
/* (170) H'000002AC
/* (170) H'000002B0
/* (170) H'000002B4
/* (170) H'000002B8
/* (170) H'000002BC
/* (170) H'000002C0
/* (170) H'000002C4
/* (170) H'000002C8
/* (170) H'000002CC
/* (180) H'000002D0
/* (180) H'000002D4
/* (180) H'000002D8
/* (180) H'000002DC
/* (180) H'000002E0
/* (180) H'000002E4
/* (180) H'000002E8
/* (180) H'000002EC
/* (180) H'000002F0
/* (180) H'000002F4
/* (190) H'000002F8
/* (191) H'000002FC
/* (192) H'00000300
/* (193) H'00000304
```

CMT / CMT1

WDT/ITI
(Reserved for system use) */ */
*/
I/O (MTU) /MTUOEI */ */
*/
*/
*/
*/
*/
*/
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
SCI2/ERI */
SCI2/RXI */
SCI2/TXI */
SCI2/TEI */
SCI3/ERI */
SCI3/RXI */
SCI3/TXI */
SCI3/TEI */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
IIC/ICI */
(Reserved for system use) */

Figure 2.2 Vector Definition File (cont)
dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy, dummy,

| /* | (194) | H'00000308 | m |
| :---: | :---: | :---: | :---: |
| /* | (195) | H'0000030C | (Reserved for system use) |
| /* | (196) | H'00000310 | (Reserved for system use) |
| /* | (197) | H'00000314 | (Reserved for system use) |
| /* | (198) | H'00000318 | (Reserved for system use) |
| /* | (199) | H'0000031C | (Reserved for system use) |
| /* | (200) | H'00000320 | (Reserved for system use) |
| /* | (201) | H'00000324 | (Reserved for system use) |
| /* | (202) | H'00000328 | (Reserved for system use) |
| /* | (203) | H'0000032C | (Reserved for system use) |
| /* | (204) | H'00000330 | (Reserved for system use) |
| /* | (205) | H'00000334 | (Reserved for system use) |
| /* | (206) | H'00000338 | (Reserved for system use) |
| / | (207) | H'0000033C | (Reserved for system use) |
| /* | (208) | H'00000340 | (Reserved for system use) |
| / | (209) | H'00000344 | (Reserved for system use) |
| 1 | (210) | H'00000348 | (Reserved for system use) |
| /* | (211) | H'0000034C | (Reserved for system use) |
| /* | (212) | H'00000350 | (Reserved for system use) |
| /* | (213) | H'00000354 | (Reserved for system use) |
| /* | (214) | H'00000358 | (Reserved for system use) |
| /* | (215) | H'0000035C | (Reserved for system use) |
| /* | (216) | H'00000360 | (Reserved for system use) |
| /* | (217) | H'00000364 | (Reserved for system use) |
| /* | (218) | H'00000368 | (Reserved for system use) |
| /* | (219) | H'0000036C | (Reserved for system use) |
| /* | (220) | H'00000370 | (Reserved for system use) |
| / | (221) | H'00000374 | (Reserved for system use) |
| /* | (222) | H'00000378 | (Reserved for system use) |
| /* | (223) | H'0000037C | (Reserved for system use) |
| /* | (224) | H'00000380 | (Reserved for system use) |
| /* | (225) | H'00000384 | (Reserved for system use) |
| 1 | (226) | H'00000388 | (Reserved for system use) |
| 1 | (227) | H'0000038C | (Reserved for system use) |
| /* | (228) | H'00000390 | (Reserved for system use) |
| /* | (229) | H'00000394 | (Reserved for system use) |
| /* | (230) | H'00000398 | (Reserved for system use) |
| /* | (231) | H'0000039C | (Reserved for system use) |
| /* | (232) | H'000003A0 | (Reserved for system use) |
| / | (233) | H'000003A4 | (Reserved for system use) |
| / | (234) | H'000003A8 | (Reserved for system use) |
| /* | (235) | H'000003AC | (Reserved for system use) |
| / | (236) | H'000003B0 | (Reserved for system use) |
| /* | (237) | H'000003B4 | (Reserved for system use) |
| /* | (238) | H'000003B8 | (Reserved for system use) |
|  | (239) | H'000003BC | (Reserved for system use) |
|  | (240) | H'000003C0 | (Reserved for system use) |

                    /* (194) H'0000030
    /* (195) H'0000030C
    /* (196) H'00000310
    /* (197) H'00000314
    /* (198) H'00000318
    /* (199) H'0000031C
    /* (200) H'00000320
    /* (201) H'00000324
    /* (202) H'00000328
    /* (203) H'0000032C
    /* (204) H'00000330
    /* (205) H'00000334
    /* (206) H'00000338
    /* (207) H'0000033C
    /* (208) H'00000340
    /* (209) H'00000344
    /* (210) H'00000348
    /* (211) H'0000034C
    /* (212) H'00000350
    /* (213) H'00000354
    /* (214) H'00000358
    /* (215) H'0000035C
    /* (216) H'00000360
    /* (217) H'00000364
    /* (218) H'00000368
/* (219) H'0000036C
/* (220) H'00000370
/* (221) H'00000374
/* (222) H'00000378
/* (223) H'0000037C
/* (224) H'00000380
/* (225) H'00000384
/* (226) H'00000388
/* (227) H'0000038C
/* (228) H'00000390
/* (229) H'00000394
/* (230) H'00000398
/* (231) H'0000039C
/* (232) H'000003A0
/* (233) H'000003A4
/* (234) H'000003A8
/* (235) H'000003AC
/* (236) H'000003B0
/* (237) H'000003B4
/* (238) H'000003B8
/* (239) H'000003BC
/* (240) H'000003C0
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */
(Reserved for system use) */

Figure 2.2 Vector Definition File (cont)
dummy, dummy, dummy, dummy, dummy, dummy, dummy, \};

```
/* (241) H'000003C4 (Reserved for system use) */
/* (242) H'000003C8 (Reserved for system use) */
/* (243) H'000003CC (Reserved for system use) */
/* (244) H'000003D0 (Reserved for system use) */
/* (245) H'000003D4 (Reserved for system use) */
/* (246) H'000003D8 (Reserved for system use) */
/* (247) H'000003DC (Reserved for system use) */
```

Figure 2.2 Vector Definition File (cont)

### 2.1.3 Register Definition File

The SH7145F register definition file is shown in Appendix 3.1, SH7145F Register Definition File.

### 2.2 Single-Master Transmission

### 2.2.1 Specifications

(1) Ten bytes of data are written to EEPROM (HN58X2464, 64k bits, 8 words $\times 8$ bits) using channel 0 of the SH7145F's I ${ }^{2} \mathrm{C}$ Bus interface.
(2) The slave address of the connected EEPROM is [1010000], and data is written to EEPROM memory addresses $\mathrm{H}^{\prime} 0000$ through $\mathrm{H}^{\prime} 0009$.
(3) The write data is $\left[\mathrm{H}^{\prime} 01, \mathrm{H}^{\prime} 02, \mathrm{H}^{\prime} 03, \mathrm{H}^{\prime} 04, \mathrm{H}^{\prime} 05, \mathrm{H}^{\prime} 06, \mathrm{H}^{\prime} 07, \mathrm{H}^{\prime} 08, \mathrm{H}^{\prime} 09, \mathrm{H}^{\prime} 0 \mathrm{~A}\right]$.
(4) The devices connected to the $I^{2} \mathrm{C}$ Bus of this system are a master device (SH7145F) and a slave device (EEPROM) in a single-master configuration.
(5) The $I^{2} C$ Bus data transfer clock frequency is 156 kHz .
(6) The SH7145F operating frequencies are 40 MHz for the CPU clock and 40 MHz for the onchip peripheral clock.
(7) Figure 2.3 shows an example of connection between an SH7145F and EEPROM.


Figure 2.3 Example of Connection between SH7145F and EEPROM

The $\mathrm{I}^{2} \mathrm{C}$ Bus format used in this sample task is shown in figure 2.4.


Legend:
S: Start condition
SLA: EEPROM slave address
$\mathrm{R} / \overline{\mathrm{W}}$ : Transmission/reception direction
A: Acknowledge
MEA_U: EEPROM memory address (upper)
MEA_L: EEPROM memory address (lower)
DATA: Transmit data
P: Stop condition
Figure 2.4 Transfer Format Used in this Task

### 2.2.2 Operation

Figure 2.5 shows the principles of operation of this task.


Figure 2.5 Principles of Operation of Single-Master Transmission

### 2.2.3 Software

## (1) Modules

The modules used in this sample task are shown in the table below.

## Table 2.1 Modules

| Module Name | Label | Function |
| :--- | :--- | :--- |
| Main routine | main | $\mathrm{I}^{2} \mathrm{C}$ initialization, pin setting |
| Dummy interrupt routine | dummy | Dummy interrupt handling |
| EEPROM write routine | Write_page_EEPROM | n-byte EEPROM write routine |
| Address setting routine | Set_adrs_EEPROM | Start condition generation, slave address <br> issuance, EEPROM address setting |

## (2) Internal Registers Used

The internal registers used in this sample task are shown in the table below.
Table 2.2 Internal Registers Used

| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| MSTCR1 |  | Module standby control register 1 | H'FFFF861C |  |
|  | MSTP21 | $I^{2} \mathrm{C}$ module standby control bit <br> Module standby cleared when MSTP21 $=0$ | Bit 5 | B'0 |
| PBCR1 |  | Port B control register 1 <br> Used to set port $B$ pin functions in combination with port B control register 2 | H'FFFF8398 | H'0C00 |
| PBCR2 |  | Port B control register 2 <br> Used to set port B pin functions in combination with port B control register 1 <br> Sets port B3 (PB3) pin function as $I^{2} \mathrm{C}$ SDA0 I/O pin <br> Sets port B2 (PB2) pin function as $\mathrm{I}^{2} \mathrm{C}$ SCLO I/O pin | H'FFFF839A | H'0000 |
| ICDR0 |  | $I^{2} \mathrm{C}$ Bus data register <br> 8-bit readable/writable register, used as transmission data register when transmitting, and as reception data register when receiving. | H'FFFF880E | - |


| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| SAR0 |  | Slave address register | H'FFFF880F | H'00 |
|  | SVA6-0 | Slave address <br> Unique address different from that of other slaves connected to $I^{2} \mathrm{C}$ Bus is set in bits SVA6 to SVA0. | Bits 7 to 1 |  |
|  | FS | Format select <br> Selects transfer format, together with FSX bit in SARX. <br> Transfer format is $I^{2} \mathrm{C}$ Bus format when FS = $F S X=0$. | Bit 0 |  |
| SARX0 |  | Second slave address register | H'FFFF880E | H'00 |
|  | SVAX6-0 | Second slave address <br> Unique address different from that of other slaves connected to $I^{2} C$ Bus is set in bits SVAX6 to SVAX0. | Bits 7 to 1 |  |
|  | FSX | Format select <br> Selects transfer format, together with FS bit in SAR. <br> Transfer format is $I^{2} \mathrm{C}$ Bus format when FS = $F S X=0$. | Bit 0 |  |
| ICMR0 |  | $\mathrm{I}^{2} \mathrm{C}$ Bus mode register | H'FFFF880F | H'38 |
|  | MLS | MSB-first/LSB-first selection MSB-first when MLS = 0 | Bit 7 |  |
|  | WAIT | Wait insertion bit <br> Data and acknowledgment transferred continuously when WAIT = 0 | Bit 6 |  |
|  | $\begin{aligned} & \text { CKS2 } \\ & \text { CKS1 } \\ & \text { CKS0 } \end{aligned}$ | Transfer clock selection 2-0 <br> Used to set transfer clock frequency in combination with IICX0 bit in SCRX register. $156 \mathrm{kHz}(\mathrm{P} \phi=40 \mathrm{MHz})$ when $\mathrm{IICX}=\mathrm{B}^{\prime} 1$, CKS[2:0] = B'111 | Bit 5 <br> Bit 4 <br> Bit 3 |  |
|  | $\begin{aligned} & \mathrm{BC} 2 \\ & \mathrm{BC} 1 \\ & \mathrm{BCO} \end{aligned}$ | Bit counter <br> Used to set number of data bits to be transferred next in $I^{2} C$ Bus format as 9 bits (including ACK bit)/frame. $\mathrm{BC}[2: 0]=\mathrm{B}^{\prime} 000$ | Bit 2 <br> Bit 1 <br> Bit 0 |  |


| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| ICCR0 |  | $I^{2} \mathrm{C}$ Bus control register | H'FFFF8808 | H'89 |
|  | ICE | $I^{2} C$ Bus interface enable (ICE) <br> When ICE = $\mathrm{B}^{\prime} 1, I^{2} \mathrm{C}$ module is enabled for transfer, and ICMR and ICDR registers are valid. | Bit 7 |  |
|  | IEIC | $I^{2} \mathrm{C}$ Bus interrupt enable Interrupt requests disabled when IEIC = B'0 | Bit 6 |  |
|  | MST | Master/slave selection <br> Slave mode when MST = B'0 | Bit 5 |  |
|  | TRS | Transmission/reception selection Transmit mode when TES = B'0 | Bit 4 |  |
|  | ACKE | Acknowledge bit determination selection When ACKE = B' 1 , continuous transfer is suspended when acknowledge bit is 1 . | Bit 3 |  |
|  | BBSY | Busy bit <br> Bus released state when $\mathrm{BBSY}=\mathrm{B}^{\prime} 0$ | Bit 2 |  |
|  | IRIC | $I^{2} C$ Bus interface interrupt request flag Interrupt generated when IRIC = B'1 | Bit 1 |  |
|  | SCP | Start condition/stop condition issuance disable bit <br> When SCP = B'0, issues start condition, stop condition in combination with BBSY flag. | Bit 0 |  |
| ICSR0 |  | $1^{2} \mathrm{C}$ Bus status register | H'FFFF8809 | - |
|  | ESTP | Error stop condition detection flag | Bit 7 |  |
|  | STOP | Normal stop condition detection flag | Bit 6 |  |
|  | IRTR | $I^{2} \mathrm{C}$ Bus interface continuous transmission/ reception interrupt request flag | Bit 5 |  |
|  | AASX | Second slave address recognition flag | Bit 4 |  |
|  | AL | Arbitration lost flag | Bit 3 |  |
|  | AAS | Slave address recognition flag | Bit 2 |  |
|  | ADZ | General call address recognition flag | Bit 1 |  |
|  | ACKB | Acknowledge bit Stores acknowledge data. | Bit 0 |  |


| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| SCRX |  | Serial control register X | H'FFFF87F0 | H'39 |
|  | Reserved | Reserved bits <br> Always read as 0 . Write value should always be 0 . | Bits 7, 6 |  |
|  | IICX0 | $1^{2} \mathrm{C}$ transfer rate select 0 <br> Selects master mode transfer rate in combination with CKD[2:0] in ICMR. IICXO = B'1 | Bit 5 |  |
|  | IICE | $I^{2} \mathrm{C}$ master enable <br> When IICE $=B^{\prime} 1, I^{2} C$ Bus interface register access is enabled. | Bit 4 |  |
|  | HNDS | Handshake reception bit When HNDS = B'1, continuous reception operation is disabled. | Bit 3 |  |
|  | Reserved | Reserved bit <br> Always read as 0 . Write value should always be 0 . | Bit 2 |  |
|  | ICDRF0 | Indicates whether there is valid receive data in ICDR. | Bit 1 |  |
|  | STOPIM | Stop condition detection interrupt mask When STOPIM = B'1, IRIC interrupt generation is suppressed in slave mode even if a stop condition is detected. | Bit 0 |  |

(3) Variables

| Variable | Function | Data <br> Length | Initial Value | Module |
| :---: | :---: | :---: | :---: | :---: |
| write_data[0] | 1st byte of transmit data | 1 byte | H'01 | Main routine |
| write_data[1] | 2nd byte of transmit data | 1 byte | H'02 | Main routine |
| write_data[2] | 3rd byte of transmit data | 1 byte | H'03 | Main routine |
| write_data[3] | 4th byte of transmit data | 1 byte | H'04 | Main routine |
| write_data[4] | 5th byte of transmit data | 1 byte | H'05 | Main routine |
| write_data[5] | 6th byte of transmit data | 1 byte | H'06 | Main routine |
| write_data[6] | 7th byte of transmit data | 1 byte | H'07 | Main routine |
| write_data[7] | 8th byte of transmit data | 1 byte | H'08 | Main routine |
| write_data[8] | 9th byte of transmit data | 1 byte | H'09 | Main routine |
| write_data[9] | 10th byte of transmit data | 1 byte | H'OA | Main routine |
| address | EEPROM write start address | 2 bytes | H'0000 | Main routine |
| adrs | EEPROM write start address copy | 2 bytes | - | EEPROM write routine |
| num | Number of transmit data | 1 byte | $\mathrm{H}^{\prime} \mathrm{OA}$ | EEPROM write routine |
| w_data | Pointer variable to transmit data array variable write_data | 4 bytes | - | EEPROM write routine |
| ack | Acknowledge reception determination flag | 1 byte | H'01 | EEPROM write routine |

## (4) RAM Used

This sample task does not use any RAM apart from the variables.
(1) Main routine

(2) Dummy interrupt routine


## (3) EEPROM write subroutine


(1) $\mathrm{I}^{2} \mathrm{C}$ module standby clearance
(2) Enable CPU access to $I^{2} \mathrm{C}$ control register and data register
(3) Enable $I^{2} \mathrm{C}$ module operation
(4) $\mathrm{I}^{2} \mathrm{C}$ pin settings Set port PB3 as SDA0 pin Set port PB2 as SCL0 pin
(5) Set transfer bit rate to 156 kHz
(6) Enable CPU access to $I^{2} \mathrm{C}$ registers Set transfer bit rate related bits
(7) Call EEPROM address writing subroutine
(8) When ack variable $=1$, address write to EEPROM is successful Perform data write processing
(9) Transmit specified number of write data bytes (10 bytes)
(10) Transmit data setting Clear IRIC flag bit in ICCR register
(11) Wait for end of transmission of 1 byte
Read IRIC flag bit in ICCR register
(12) Determination of acknowledgment from EEPROM
Read ACKB bit in ICSR register. If no acknowledgment, set ack variable to 0 and perform end processing (stop condition issuance)
(13) Increment data storage address pointer
(14) Decrement data transfer counter
(15) Stop condition issuance
(4) Start condition issuance, slave address and EEPROM memory address transmission subroutine


### 2.2.5 Program Listing

```
//************************************************************************
// SH7144F Group -SH7145- I2C-bus Application Note
// Single master transmit
// n Byte data write/read 64kbit EEPROM
// Clock :CPU=40MHz (External input=10MHz)
// :Peripheral=40MHz
// I2c bit rate :156kHz
// Written :2003/2/1 Rev.2.0
//*************************************************************************
#include <machine.h>
#include "iodefine.h" // SH7145 I/O Register Definition
```

| \#define DEVICE_CODE | 0 xa 0 | // EEPROM DEVICE CODE:b'1010 |
| :---: | :---: | :---: |
| \#define SLAVE_ADRS | 0x00 | // SLAVE ADRS:b'00 |
| \#define IIC_DATA_W | $0 \times 00$ | // WRITE DATA: ${ }^{\prime} 0$ |
| \#define IIC_DATA_R | 0x01 | // READ DATA:b'1 |
| \#define DATA_NUM | 10 | // data size |

```
//------------ Function Definition ------------------------------------------------
void main(void);
void dummy(void);
unsigned char Write_page_EEPROM(unsigned short,unsigned char*,unsigned char);
unsigned char Set_adrs_EEPROM(unsigned short);
```

```
//***********************************************************************
// main
//************************************************************************
void main(void)
{
unsigned short address; // EEPROM memory address
address= 0x0000; // set EEPROM address
```

// set write data
write_data[0]=0x01;
write_data[1]=0x02;
write_data[2]=0x03;
write_data[3]=0x04;
write_data[4]=0x05;
write_data[5]=0x06;
write_data[6]=0x07;
write_data[7]=0x08;
write_data[8]=0x09;

Rev. 1.00, 07/03, page 32 of 90

```
write_data[9]=0x0a;
// EEPROM data write
Write_page_EEPROM(address,write_data,DATA_NUM);
while(1);
```

\}

// dummy interrupt function

\#pragma interrupt (dummy)
void dummy (void)
\{
// Interrupt error
\}

```
//***********************************************************************
// Write_page_EEPROM
// argument1 ;write address(unsigned short)
// argument2 ;write data(unsigned char)
// argument3 ;write data number(unsigned char)
// return ;1=OK/0=NG EEPROM NO_ACK(unsigned char)
//**************************************************************************
unsigned char Write_page_EEPROM(unsigned short adrs,unsigned char*
w_data,unsigned char num)
{
    unsigned char ack; // ACK check flag
    // Set standby mode
    P_STBY.MSTCR1.BIT.MSTP21 = 0; // disable I2C standby mode
    ack = 1;
    P_IIC.SCRX.BIT.IICE = 1; // Enables CPU access to the register
    P_IIC.ICCRO.BYTE = 0x89;
    // ICE(7)=b'1 Enable I2C bus interface
    // IEIC(6)=b'0 Disables the interrupt
    // MST(5)=b'0 Slave mode
    // TRS(4)=b'0 Receive mode
    // ACKE(3)=b'1 Continuous data transfer is halted
    // BBSY(2)=b'0
    // IRIC(1)=b'0
    // SCP(0)=b'1 Start/stop condition issuance disabling
```

```
    // set I2C pin function
    P_PORTB.PBCR1.WORD = 0x0c00;
                                    // SDA0(PB3-32pin@SH7145F),SCL0(PB2-31pin@SH7145F)
    P_PORTB.PBCR2.WORD = 0x0000;
    P_IIC.ICMR0.BYTE = 0x38;
                            // MILS(7)=b'0 MSB first
                            // WAIT(6)=b'0 A wait state is inserted between DATA and ACK
                            // CKS2[2:0] (5:3)=b'111 Transfer clock select
                            // 156kHz@(@P-fai=40MHz,IICX=1)
                            // 39.1kHz@(@P-fai=10MHz,IICX=1)
    P_IIC.SCRX.BYTE = 0x39;
                            // IICX(5)=b'1 transfer-rate select, reference CKS bit
                            // IICE(4)=b'1 Enables CPU access to the register
                    // HNDS(3)=b'1
                            // STOPIM(0)=b'1 disables interrupt requests
    // Set device code,EEPROM address
    ack = Set_adrs_EEPROM(adrs);
    // EEPROM write data Transmission (n byte)
    if( ack==1 ) {
        for( ; 0<num; num-- ) {
            P_IIC.ICDR0.BYTE = (*w_data); // write data set
            P_IIC.ICCRO.BIT.IRIC = 0; // clear IRIC
            while( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait lbyte transmitted
            if( P_IIC.ICSRO.BIT.ACKB != 0 ) { // Test the acknowledge bit
                ack = 0; // no ACK
                break;
            }
            w_data++; // write data pointer increment
        }
    }
    // Stop condition issuance
    P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
    P_IIC.ICCR0.BIT.ACKE = 0; // set AKCE=0
    P_IIC.ICCRO.BYTE = P_IIC.ICCR0.BYTE & 0xfa; // Stop condition
issuance (BBSY=0,SCP=0)
    return(ack);
}
```

```
//*********************************************************************
//
// argument1
// return ;1=OK/0=NG EEPROM NO_ACK(unsigned char)
//**********************************************************************
unsigned char Set_adrs_EEPROM(unsigned short adrs)
{
while( P_IIC.ICCR0.BIT.BBSY!=0 ); // BUS FREE?(BBSY==0 }->\mathrm{ Bus Free)
```


// Slave address+W Transmission
P_IIC.ICDRO.BYTE $=$ (unsigned char) (DEVICE_CODE|SLAVE_ADRS $\mid$ IIC_DATA_W);
// data set
P_IIC.ICCRO.BIT.IRIC = 0;
// clear IRIC
while ( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait lbyte transmitted
if ( P_IIC.ICSRO.BIT.ACKB!=0 ) \{ // Test the acknowledge bit
return (0); // no ACK
\}
// EEPROM upper address Transmission(1byte)
P_IIC.ICDRO.BYTE $=$ (unsigned char) (adrs>>8); // data set
P_IIC.ICCR0.BIT.IRIC $=0 ; \quad / /$ clear IRIC
while ( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait lbyte transmitted
if ( P_IIC.ICSRO.BIT.ACKB!=0 ) \{ // Test the acknowledge bit
return (0);
// no ACK
\}
// EEPROM lower address Transmission (1byte)
P_IIC.ICDRO.BYTE $=$ (unsigned char) (adrs \& $0 x 00 f f$ ); // data set
P_IIC.ICCRO.BIT.IRIC $=0 ; \quad / /$ clear IRIC
while ( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait lbyte transmitted
if ( P_IIC.ICSRO.BIT.ACKB!=0 ) \{ // Test the acknowledge bit
return (0); // no ACK
\}
return (1); // ACK OK
\}

### 2.3 Single-Master Reception

### 2.3.1 Specifications

(1) Ten bytes of data are read from EEPROM (HN58X2464, 64k bits, 8 words $\times 8$ bits) using channel 0 of the SH7145F's $I^{2} \mathrm{C}$ Bus interface.
(2) The slave address of the connected EEPROM is [1010000], and data in EEPROM memory addresses $\mathrm{H}^{\prime} 0000$ through $\mathrm{H}^{\prime} 0009$ is read.
(3) The read data is captured in a variable array.
(4) The devices connected to the $\mathrm{I}^{2} \mathrm{C}$ Bus of this system are a master device (SH7145F) and a slave device (EEPROM) in a single-master configuration.
(5) The $I^{2} C$ Bus data transfer clock frequency is 156 kHz .
(6) The SH7145F operating frequencies are 40 MHz for the CPU clock and 40 MHz for the onchip peripheral clock.
(7) Figure 2.6 shows an example of connection between an SH7145F and EEPROM.


Figure 2.6 Example of Connection between SH7145F and EEPROM

The $\mathrm{I}^{2} \mathrm{C}$ Bus format used in this sample task is shown in figure 2.7.


Legend:
S: Start condition
SLA: EEPROM slave address
$\mathrm{R} / \overline{\mathrm{W}}$ : $\quad$ Transmission/reception direction
A: Acknowledge
MEA_U: EEPROM memory address (upper)
MEA_L: EEPROM memory address (lower)
DATA: Transmit data
P: Stop condition
Figure 2.7 Transfer Format Used in this Task

### 2.3.2 Operation

Figure 2.8 shows the principles of operation of this task.


Figure 2.8 Principles of Operation of Single-Master Reception

### 2.3.3 Software

## (1) Modules

The modules used in this sample task are shown in the table below.
Table 2.3 Modules

| Module Name | Label | Function |
| :--- | :--- | :--- |
| Main routine | main | $\mathrm{I}^{2} \mathrm{C}$ initialization, pin setting |
| Dummy interrupt routine | dummy | Dummy interrupt handling |
| EEPROM read routine | Read_page_EEPROM | n-byte EEPROM read routine $(\mathrm{n}>1)$ |
| Address setting routine | Set_adrs_EEPROM | Start condition generation, slave address <br> issuance, EEPROM address setting |

## (2) Internal Registers Used

The internal registers used in this sample task are shown in the table below.

## Table 2.4 Internal Registers Used

| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| MSTCR1 |  | Module standby control register 1 | H'FFFF861C |  |
|  | MSTP21 | $I^{2} \mathrm{C}$ module standby control bit <br> Module standby cleared when MSTP21 $=0$ | Bit 5 | B'0 |
| PBCR1 |  | Port B control register 1 <br> Sets port B pin functions in combination with port B control register 2 | H'FFFF8398 | H'0COO |
| PBCR2 |  | Port B control register 2 <br> Used to set port B pin functions in combination with port B control register 1 <br> Sets port B3 (PB3) pin function as $I^{2} \mathrm{C}$ SDA0 I/O pin <br> Sets port B2 (PB2) pin function as $\mathrm{I}^{2} \mathrm{C}$ SCLO I/O pin | H'FFFF839A | H'0000 |
| ICDR0 |  | $I^{2} \mathrm{C}$ Bus data register <br> 8 -bit readable/writable register, used as transmission data register when transmitting, and as reception data register when receiving. | H'FFFF880E | - |


| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| SARO |  | Slave address register | H'FFFF880F | H'00 |
|  | SVA6-0 | Slave address <br> Unique address different from that of other slaves connected to $I^{2} \mathrm{C}$ Bus is set in bits SVA6 to SVAO. | Bits 7 to 1 |  |
|  | FS | Format select <br> Selects transfer format, together with FSX bit in SARX. <br> Transfer format is $I^{2} \mathrm{C}$ Bus format when FS = FSX $=0$. | Bit 0 |  |
| SARX0 |  | Second slave address register | H'FFFF880E | H'00 |
|  | SVAX6-0 | Second slave address <br> Unique address different from that of other slaves connected to $I^{2} \mathrm{C}$ Bus is set in bits SVAX6 to SVAXO. | Bits 7 to 1 |  |
|  | FSX | Format select <br> Selects transfer format, together with FS bit in SAR. <br> Transfer format is $I^{2} \mathrm{C}$ Bus format when FS = $F S X=0$. | Bit 0 |  |
| ICMR0 |  | $\mathrm{I}^{2} \mathrm{C}$ Bus mode register | H'FFFF880F | H'38 |
|  | MLS | MSB-first/LSB-first selection MSB-first when MLS $=0$ | Bit 7 |  |
|  | WAIT | Wait insertion bit <br> Data and acknowledgment transferred continuously when WAIT = 0 | Bit 6 |  |
|  |  | Transfer clock selection 2-0 <br> Used to set transfer clock frequency in combination with IICX0 bit in SCRX register. $156 \mathrm{kHz}(\mathrm{P} \phi=40 \mathrm{MHz})$ when $\mathrm{IICX}=\mathrm{B}^{\prime} 1$, CKS[2:0] = B'111 | Bit 5 <br> Bit 4 <br> Bit 3 |  |
|  | $\begin{array}{\|l\|} \hline \mathrm{BC} 2 \\ \mathrm{BC} 1 \\ \mathrm{BCO} \\ \hline \end{array}$ | Bit counter <br> Used to set number of data bits to be transferred next in $I^{2} C$ Bus format as 9 bits (including ACK bit)/frame. BC[2:0] = B'000 | Bit 2 <br> Bit 1 <br> Bit 0 |  |


| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| ICCR0 |  | $I^{2} \mathrm{C}$ Bus control register | H'FFFF8808 | H'89 |
|  | ICE | $I^{2} C$ Bus interface enable (ICE) <br> When ICE = $B^{\prime} 1, I^{2} C$ module is enabled for transfer, and ICMR and ICDR registers are valid. | Bit 7 |  |
|  | IEIC | $I^{2} \mathrm{C}$ Bus interrupt enable Interrupt requests disabled when IEIC = B'0 | Bit 6 |  |
|  | MST | Master/slave selection <br> Slave mode when MST = B'0 | Bit 5 |  |
|  | TRS | Transmission/reception selection Receive mode when TES $=\mathrm{B}^{\prime} 0$ | Bit 4 |  |
|  | ACKE | Acknowledge bit determination selection When ACKE = $\mathrm{B}^{\prime} 1$, continuous transfer is suspended when acknowledge bit is 1 . | Bit 3 |  |
|  | BBSY | Busy bit <br> Bus released state when $\mathrm{BBSY}=\mathrm{B}^{\prime} 0$ | Bit 2 |  |
|  | IRIC | $I^{2} C$ Bus interface interrupt request flag Interrupt generated when IRIC = B'1 | Bit 1 |  |
|  | SCP | Start condition/stop condition issuance disable bit <br> When SCP = B'0, issues start condition, stop condition in combination with BBSY flag. | Bit 0 |  |
| ICSR0 |  | $\mathrm{I}^{2} \mathrm{C}$ Bus status register | H'FFFF8809 | - |
|  | ESTP | Error stop condition detection flag | Bit 7 |  |
|  | STOP | Normal stop condition detection flag | Bit 6 |  |
|  | IRTR | $I^{2} \mathrm{C}$ Bus interface continuous transmission/reception interrupt request flag | Bit 5 |  |
|  | AASX | Second slave address recognition flag | Bit 4 |  |
|  | AL | Arbitration lost flag | Bit 3 |  |
|  | AAS | Slave address recognition flag | Bit 2 |  |
|  | ADZ | General call address recognition flag | Bit 1 |  |
|  | ACKB | Acknowledge bit <br> Stores acknowledge data. | Bit 0 |  |


| Register Name |  | Function | Address | Set Value |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit(s) |  | Bit(s) |  |
| SCRX |  | Serial control register X | H'FFFF87F0 | H'39 |
|  | Reserved | Reserved bits <br> Always read as 0 . Write value should always be 0 . | Bits 7, 6 |  |
|  | IICX0 | $I^{2} \mathrm{C}$ transfer rate select 0 <br> Selects master mode transfer rate in combination with CKD[2:0] in ICMR. IICX0 $=$ B'1 | Bit 5 |  |
|  | IICE | $1^{2} \mathrm{C}$ master enable When IICE $=B^{\prime} 1, I^{2} C$ Bus interface register access is enabled. | Bit 4 |  |
|  | HNDS | Handshake reception bit When HNDS = B'1, continuous reception operation is disabled. | Bit 3 |  |
|  | Reserved | Reserved bit <br> Always read as 0 . Write value should always be 0 . | Bit 2 |  |
|  | ICDRF0 | Indicates whether there is valid receive data in ICDR. | Bit 1 |  |
|  | STOPIM | Stop condition detection interrupt mask When STOPIM = B'1, IRIC interrupt generation is suppressed in slave mode even if a stop condition is detected. | Bit 0 |  |

(3) Variables

| Variable | Function | Data <br> Length | Initial <br> Value | Module |
| :--- | :--- | :--- | :--- | :--- |
| read_data[0] | 1st byte of receive data | 1 byte | - | Main routine |
| read_data[1] | 2nd byte of receive data | 1 byte | - | Main routine |
| read_data[2] | 3rd byte of receive data | 1 byte | - | Main routine |
| read_data[3] | 4th byte of receive data | 1 byte | - | Main routine |
| read_data[4] | 5th byte of receive data | 1 byte | - | Main routine |
| read_data[5] | 6th byte of receive data | 1 byte | - | Main routine |
| read_data[6] | 7th byte of receive data | 1 byte | - | Main routine |
| read_data[7] | 8th byte of receive data | 1 byte | - | Main routine |
| read_data[8] | 9th byte of receive data | 1 byte | - | Main routine |
| read_data[9] | 10th byte of receive data | 1 byte | - | Main routine |
| address | EEPROM read start address | 2 bytes | H'0000 | Main routine |
| adrs | EEPROM read start address <br> copy | 2 bytes | - | EEPROM read routine |
| num | Number of receive data | 1 byte | H'0A | EEPROM read routine |
| r_data | Pointer variable to receive data <br> array variable read_data | 4 bytes | - | EEPROM read routine |
| dummy | Dummy read data | 1 byte | - | EEPROM read routine |
| ack | Acknowledge reception <br> determination flag | 1 byte | H'01 | EEPROM read routine |

## (4) RAM Used

This sample task does not use any RAM apart from the variables.

### 2.3.4 Flowcharts

(1) Main routine

(2) Dummy interrupt routine


## (3) EEPROM read subroutine


(1) $I^{2} C$ module standby clearance Set module standby bit to 0
(2) Enable CPU access to $I^{2} C$ registers
(3) Enable $\mathrm{I}^{2} \mathrm{C}$ module operation
(4) $I^{2} C$ pin settings

Set port PB3 as SDA0 pin Set port PB2 as SCL0 pin
(5) Set transfer bit rate to 156 kHz
(6) Enable CPU access to $I^{2} C$ registers Set transfer bit rate related bits
(7) Call EEPROM address writing subroutine
(8) When ack variable $=1$, address write to EEPROM is successful
Perform data write processing
(9) Clear IRIC flag bit in ICCR register Wait until SCL pin goes low in order to perform confirmation of start condition issuance for retransmission
(10) Set master transmit mode

MST bit $=1$, TRS bit $=1$
(11) Start condition issuance

BBSY bit $=1, \mathrm{SCP}$ bit $=0$
(12) Wait for start condition generation
(13) Set transmit data (device code, slave address, read bits) Clear IRIC flag bit in ICCR register
(14) Wait for end of transmission of 1 byte Read IRIC flag bit in ICCR register
(15) Determination of acknowledgment from EEPROM
Read ACKB bit in ICSR register, and if no acknowledgment, set ack variable to 0 and perform end processing (stop condition issuance)

(4) Start condition issuance, slave address and EEPROM memory address transmission subroutine


### 2.3.5 Program Listing

```
//**********************************************************************
// SH7144F Group -SH7145- I2C-bus Application Note
// Single master receive
// n Byte data write/read 64kbit EEPROM
// Clock :CPU=40MHz (External input=10MHz)
// :Peripheral=40MHz
// I2c bit rate:156kHz
// Written :2003/2/1 Rev.2.0
//*************************************************************************
#include <machine.h>
#include "iodefine.h"
```

| \#define DEVICE_CODE | $0 \times \mathrm{a}$ | // EEPROM DEVICE CODE:b'1010 |
| :---: | :---: | :---: |
| \#define SLAVE_ADRS | $0 \times 00$ | // SLAVE ADRS:b'000 |
| \#define IIC_DATA_W | 0x00 | // WRITE DATA: ${ }^{\prime} 0$ |
| \#define IIC_DATA_R | 0x01 | // READ DATA:b'1 |
| \#define DATA_NUM | 10 | // data size |

```
//------------ Function Definition ----------------------------------------------
void main(void);
void dummy(void);
unsigned char Read_page_EEPROM(unsigned short,unsigned char*,unsigned char);
unsigned char Set_adrs_EEPROM(unsigned short);
```

```
//***********************************************************************
// main
//****************************************************************************
void main(void)
{
    unsigned short address; // EEPROM memory address
    unsigned char read_data[DATA_NUM]; // read data
    address= 0x0000; // set EEPROM address
    // EEPROM data read
    Read_page_EEPROM(address,read_data,DATA_NUM);
    while(1);
}
```

Rev. 1.00, 07/03, page 48 of 90

```
//*************************************************************
// dummy interrput function
//************************************************************
#pragma interrupt(dummy)
void dummy(void)
{
    // Interrput error
}
```

| // | Read_page_EEPROM |  |
| :---: | :---: | :---: |
| // | argument1 | ; read address (unsigned short) |
| // | argument2 | ;read data(unsigned char) |
| // | argument2 | ; read data number (unsigned char) |
| // | return | ; $1=O \mathrm{~K} / 0=\mathrm{NG}$ EEPROM NO -ACK (unsigned char) |
| //* |  |  |

unsigned char Read_page_EEPROM(unsigned short adrs, unsigned char* r_data, unsigned char num)
\{

```
unsigned char ack; // ACK flag
unsigned char count; // read data number
unsigned char dummy; // dummy data
// Set standby mode
P_STBY.MSTCR1.BIT.MSTP21 = 0; // disable I2C standby mode
ack =1;
P_IIC.SCRX.BIT.IICE = 1; // Enables CPU access to the register
P_IIC.ICCRO.BYTE = 0x89;
    // ICE(7)=b'1 Enable I2C bus interface
    // IEIC(6)=b'0 Disables the interrupt
    // MST(5)=b'0 Slave mode
    // TRS(4)=b'0 Receive mode
    // ACKE(3)=b'1 Continuous data transfer is halted
    // BBSY(2)=b'0
    // IRIC(1)=b'0
    // SCP(O)=b'1 Start/stop condition issuance disabling
// set I2C pin function
P_PORTB.PBCR1.WORD = 0x0c00;
                                    // SDAO(PB3-32pin@SH7145F),SCLO(PB2-31pin@SH7145F)
P_PORTB.PBCR2.WORD = 0x0000;
P_IIC.ICMRO.BYTE = 0x38;
    // MILS(7)=b'0 MSB first
    // WAIT(6)=b'0 A wait state is inserted between DATA and ACK
    // CKS2[2:0](5:3)=b'111 Transfer clock select
    // 156kH@(@P-fai40MHz,IICX=1)
    // 39.1kH@(@P-fai10MHz,IICX=1)
```

```
P_IIC.SCRX.BYTE = 0x39;
    // IICX(5)=b'1 transfer-rate select,reference CKS bit
    // IICE(4)=b'1 Enables CPU access to the register
    // HNDS(3)=b'1 Set this bit to 1
    // STOPIM(0)=b'1 disables interrupt requests
// Set device code,EEPROM address
ack = Set_adrs_EEPROM(adrs); // set device code,EEPROM address
if( ack==1) {
    P_IIC.ICCRO.BIT.IRIC = 0; // clear IRIC
    while(P_PORTB.PBDR.BIT.PB2DR!=0); // check SCLO pin state == low?
    // Master-Transmission,Generate the start condition.
    P_IIC.ICCRO.BYTE |= 0x30; // Select master transmit mode(MST=1,TRS=1)
    P_IIC.ICCR0.BYTE=((P_IIC.ICCRO.BYTE & 0xfe)|0x04);
                            // Generate start condition(BBSY=1,SCP=0)
    while( P_IIC.ICCRO.BIT.IRIC==0 );
                            // Wait for a start condition generation
    // Slave address+R Transmission
    P_IIC.ICDRO.BYTE = (unsigned char)(DEVICE_CODE|SLAVE_ADRS|IIC_DATA_R);
                                    // data set
    P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
    while( P_IIC.ICCR0.BIT.IRIC==0 ); // Wait lbyte transmitted
    if( P_IIC.ICSRO.BIT.ACKB!=0 ) { // Test the acknowledge bit
        ack = 0;
    // no ACK
    }
}
```

```
if( ack==1 ) {
```

if( ack==1 ) {
// Master receive operation (HNDS=1,WAIT=0)
// Master receive operation (HNDS=1,WAIT=0)
P_IIC.ICCRO.BIT.TRS = 0; // Select receive mode(TRS=0)
P_IIC.ICCRO.BIT.TRS = 0; // Select receive mode(TRS=0)
P_IIC.ICMR0.BIT.WAIT = 0; // set wait=0
P_IIC.ICMR0.BIT.WAIT = 0; // set wait=0
P_IIC.ICSR0.BIT.ACKB = 0; // set ACK data =0
P_IIC.ICSR0.BIT.ACKB = 0; // set ACK data =0
P_IIC.SCRX.BIT.HNDS = 1; // set HNDS bit =1
P_IIC.SCRX.BIT.HNDS = 1; // set HNDS bit =1
P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
// Start data receiving
// Start data receiving
if(num>1){ // case nByte data read (n>1)
if(num>1){ // case nByte data read (n>1)
dummy = P_IIC.ICDRO.BYTE; // dummy read
dummy = P_IIC.ICDRO.BYTE; // dummy read
while( P_IIC.ICCR0.BIT.IRIC==0 ); // Wait for 1 byte to be received
while( P_IIC.ICCR0.BIT.IRIC==0 ); // Wait for 1 byte to be received
P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
for( count=2; count<num; count++ ){ // (num-2)byte read

```
        for( count=2; count<num; count++ ){ // (num-2)byte read
```

```
                *r_data = P_IIC.ICDR0.BYTE; // read receive data
                while( P_IIC.ICCRO.BIT.IRIC==0 );
                    // Wait for 1 byte to be received
                P_IIC.ICCRO.BIT.IRIC = 0; // clear IRIC
                r_data++;
            }
        }
    P_IIC.ICSR0.BIT.ACKB = 1; // set ACK data =1
    if(num==1) { // case 1Byte read
        dummy = P_IIC.ICDR0.BYTE; // dummy read
    }else{
    // case nByte data read (n>1)
            *r_data = P_IIC.ICDRO.BYTE; // read receive data(n-1)
            r_data++;
    }
    while( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait for 1 byte to be received
    P_IIC.ICCRO.BIT.IRIC = 0; // clear IRIC
    // End data receiving
    P_IIC.ICCRO.BIT.TRS = 1; // Select transmit mode
    *r_data = P_IIC.ICDRO.BYTE; // read END receive data
    }
    // Stop condition issuance
    P_IIC.ICCRO.BYTE = P_IIC.ICCRO.BYTE & 0xfa;
                                    // Stop condition issuance(BBSY=0,SCP=0)
    return(ack);
}
//********************************************************************
// Set_adrs_EEPROM
// argument1 ;write address(unsigned short)
// return ;1=OK/0=NG EEPROM NO_ACK(unsigned char)
//***********************************************************************
unsigned char Set_adrs_EEPROM(unsigned short adrs)
{
while( P_IIC.ICCR0.BIT.BBSY!=0 ); // BUS FREE?(BBSY==0 }->\mathrm{ Bus Free)
// Master-Transmission,Generate the start condition.
P_IIC.ICCR0.BYTE | = 0x30; // Select master transmit mode (MST=1,TRS=1)
P_IIC.ICCR0.BYTE=((P_IIC.ICCR0.BYTE & 0xfe) 0x04);
                                    // Generate start condition(BBSY=1,SCP=0)
while( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait for a start condition generation
// Slave address+W Transmission
P_IIC.ICDRO.BYTE = (unsigned char)(DEVICE_CODE|SLAVE_ADRS|IIC_DATA_W);
                                    // data set
```

```
P_IIC.ICCRO.BIT.IRIC = 0;
    // clear IRIC
    while( P_IIC.ICCRO.BIT.IRIC==0 );
    // Wait 1byte transmitted
    if( P_IIC.ICSRO.BIT.ACKB!=0 ) {
    // Test the acknowledge bit
    return (0);
    // no ACK
    }
    // EEPROM upper address Transmission(1byte)
    P_IIC.ICDRO.BYTE = (unsigned char) (adrs>>8); // data set
    P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
    while( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait lbyte transmitted
    if( P_IIC.ICSR0.BIT.ACKB!=0 ) { // Test the acknowledge bit
        return (0); // no ACK
}
// EEPROM lower address Transmission(1byte)
P_IIC.ICDRO.BYTE = (unsigned char) (adrs & 0x00ff); // data set
P_IIC.ICCR0.BIT.IRIC = 0; // clear IRIC
while( P_IIC.ICCRO.BIT.IRIC==0 ); // Wait lbyte transmitted
if( P_IIC.ICSRO.BIT.ACKB!=0 ) {
    return (0);
    // Test the acknowledge bit
    // no ACK
}
return (1); // ACK OK
```

\}

## Section 3 Appendix

### 3.1 SH7145F Register Definition File

The SH7145F register definition file is shown below.


```
    unsigned char ORER:1;
/* ORER */
unsigned char FER:1;
/* FER */
    unsigned char PER:1; /* PER */
    unsigned char TEND:1; /* TEND */
    unsigned char MPB:1; /* MPB */
    unsigned char MPBT:1; /* MPBT */
    } BIT; /* */
        } SSR_0;
    unsigned char RDR_0;
    union {
        unsigned char BYTE;
        struct {
        unsigned char :4;
        unsigned char DIR:1;
        unsigned char :3;
        } BIT;
    } SDCR_0;
};
struct st_sci1 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char CA:1;
            unsigned char CHR:1;
            unsigned char PE:1;
            unsigned char OE:1;
            unsigned char STOP:1;
            unsigned char MP:1;
            unsigned char CKS:2;
        } BIT;
            } SMR_1;
    unsigned char BRR_1;
    union {
        unsigned char BYTE;
        struct {
        unsigned char TIE:1;
        unsigned char RIE:1;
        unsigned char TE:1;
        unsigned char RE:1;
        unsigned char MPIE:1;
        unsigned char TEIE:1;
        unsigned char CKE:2;
        } BIT;
        } SCR_1;
    unsigned char TDR_1;
    union {
        unsigned char BYTE;
        struct {
        unsigned char TDRE:1;
        unsigned char RDRF:1;
        unsigned char ORER:1;
```

```
    unsigned char FER:1;
    unsigned char PER:1;
    unsigned char TEND:1;
    unsigned char MPB:1;
    unsigned char MPBT:1;
    } BIT;
        } SSR_1;
    unsigned char RDR_1;
    union {
        unsigned char BYTE;
        struct {
        unsigned char :4;
        unsigned char DIR:1;
        unsigned char :3;
        } BIT;
        } SDCR_1;
};
struct st_sci2 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char CA:1;
            unsigned char CHR:1;
            unsigned char PE:1;
            unsigned char OE:1;
            unsigned char STOP:1;
            unsigned char MP:1;
            unsigned char CKS:2;
            } BIT;
        } SMR_2;
    unsigned char BRR_2;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TIE:1;
            unsigned char RIE:1;
            unsigned char TE:1;
            unsigned char RE:1;
            unsigned char MPIE:1;
            unsigned char TEIE:1;
            unsigned char CKE:2;
            } BIT;
        } SCR_2;
    unsigned char TDR_2;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TDRE:1;
            unsigned char RDRF:1;
            unsigned char ORER:1;
            unsigned char FER:1;
\begin{tabular}{|c|c|c|}
\hline /* & FER & */ \\
\hline /* & PER & */ \\
\hline /* & TEND & */ \\
\hline /* & MPB & */ \\
\hline /* & MPBT & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & RDR_1 & */ \\
\hline /* & SDCR_1 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & & */ \\
\hline /* & DIR & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & struct SCI2 & */ \\
\hline /* & SMR_2 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & C/A & */ \\
\hline /* & CHR & */ \\
\hline /* & PE & */ \\
\hline /* & O/E & */ \\
\hline /* & STOP & */ \\
\hline /* & MP & */ \\
\hline /* & CKS & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & BRR_2 & */ \\
\hline /* & SCR_2 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & TIE & */ \\
\hline /* & RIE & */ \\
\hline /* & TE & */ \\
\hline /* & RE & */ \\
\hline /* & MPIE & */ \\
\hline /* & TEIE & */ \\
\hline /* & CKE & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & TDR_2 & */ \\
\hline /* & SSR_2 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & TDRE & */ \\
\hline /* & RDRF & */ \\
\hline /* & ORER & */ \\
\hline /* & FER & \\
\hline
\end{tabular}
```

```
        unsigned char PER:1;
        unsigned char TEND:1;
        /* PER
        */
        unsigned char MPB:1;
        /* TEND
        */
        /* MPB */
        unsigned char MPBT:1; /* MPBT */
        } BIT;
        } SSR_2;
        unsigned char RDR_2;
        union {
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char DIR:1;
            unsigned char :3;
            } BIT;
        } SDCR_2;
};
struct st_sci3 {
    union {
        unsigned char BYTE;
        struct {
        unsigned char CA:1;
        unsigned char CHR:1;
        unsigned char PE:1;
        unsigned char OE:1;
        unsigned char STOP:1;
        unsigned char MP:1;
        unsigned char CKS:2;
        } BIT;
        } SMR_3;
    unsigned char BRR_3;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TIE:1;
            unsigned char RIE:1;
            unsigned char TE:1;
            unsigned char RE:1;
            unsigned char MPIE:1;
            unsigned char TEIE:1;
            unsigned char CKE:2;
            } BIT;
            } SCR_3;
    unsigned char TDR_3;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TDRE:1;
            unsigned char RDRF:1;
            unsigned char ORER:1;
            unsigned char FER:1;
            unsigned char PER:1;
```

```
                                    unsigned char TEND:1;
                                    unsigned char MPB:1;
                                    unsigned char MPBT:1;
                                    } BIT;
    } SSR_3;
    unsigned char RDR_3;
    union {
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char DIR:1;
            unsigned char :3;
            } BIT;
        } SDCR_3;
};
struct st_mtu34 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char CCLR:3;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
        } BIT;
    } TCR_3;
    union {
        unsigned char BYTE;
        struct {
            unsigned char CCLR:3;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
        } BIT;
    } TCR_4;
    union {
    unsigned char BYTE;
    struct {
        unsigned char :2;
        unsigned char BFB:1;
        unsigned char BFA:1;
        unsigned char MD:4;
        } BIT;
    } TMDR_3;
    union {
    unsigned char BYTE;
    struct {
        unsigned char :2;
        unsigned char BFB:1;
        unsigned char BFA:1;
        unsigned char MD:4;
        } BIT;
    } TMDR_4;
    union {
```



```
    unsigned char BYTE;
    struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
        } BIT;
    } TIORH_3;
union {
    unsigned char BYTE;
    struct {
        unsigned char IOD:4;
        unsigned char IOC:4;
        } BIT;
    } TIORL_3;
union
    unsigned char BYTE;
    struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
        } BIT;
    } TIORH_4;
union {
    unsigned char BYTE;
    struct {
        unsigned char IOD:4;
        unsigned char IOC:4;
        } BIT;
    } TIORL_4;
union {
    unsigned char BYTE;
    struct {
        unsigned char TTGE:1;
        unsigned char :2;
        unsigned char TCIEV:1;
        unsigned char TGIED:1;
        unsigned char TGIEC:1;
        unsigned char TGIEB:1;
        unsigned char TGIEA:1;
        } BIT;
    } TIER_3;
union
    unsigned char BYTE;
    struct {
        unsigned char TTGE:1;
        unsigned char :2;
        unsigned char TCIEV:1;
        unsigned char TGIED:1;
        unsigned char TGIEC:1;
            unsigned char TGIEB:1;
            unsigned char TGIEA:1;
            } BIT;
    } TIER_4;
```

Rev. 1.00, 07/03, page 58 of 90

```
union {
    unsigned char BYTE;
    struct {
        unsigned char :2;
        unsigned char OE4D:1;
        unsigned char OE4C:1;
        unsigned char OE3D:1;
        unsigned char OE4B:1;
        unsigned char OE4A:1;
        unsigned char OE3B:1;
        } BIT;
    } TOER;
union {
    unsigned char BYTE;
    struct {
        unsigned char :1;
        unsigned char PSYE:1;
        unsigned char :4;
        unsigned char OLSN:1;
        unsigned char OLSP:1;
        } BIT;
    } TOCR;
unsigned char wk0[1];
union {
    unsigned char BYTE;
    struct {
        unsigned char :1;
        unsigned char BDC:1;
        unsigned char N:1;
        unsigned char P:1;
        unsigned char FB:1;
        unsigned char WF:1;
        unsigned char VF:1;
        unsigned char UF:1;
        } BIT;
    } TGCR;
unsigned char wk1[2];
unsigned short TCNT_3;
unsigned short TCNT_4;
unsigned short TCDR;
unsigned short TDDR;
unsigned short TGRA_3;
unsigned short TGRB_3;
unsigned short TGRA_4;
unsigned short TGRB_4;
unsigned short TCNTS;
unsigned short TCBR;
unsigned short TGRC_3;
unsigned short TGRD_3;
unsigned short TGRC_4;
unsigned short TGRD_4;
```

| /* | TOER | */ |
| :---: | :---: | :---: |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | OE4D | */ |
| /* | OE4C | */ |
| /* | OE3D | */ |
| /* | OE4B | */ |
| /* | OE4A | */ |
| /* | OE3B | */ |
| /* |  | */ |
| /* |  | */ |
| /* | TOCR | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | PSYE | */ |
| /* |  | */ |
| /* | OLSN | */ |
| /* | OLSP | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | TGCR | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | BDC | */ |
| /* | N | */ |
| /* | P | */ |
| /* | FB | */ |
| /* | WF | */ |
| /* | VF | */ |
| /* | UF | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | TCNT_3 | */ |
| /* | TCNT_4 | */ |
| /* | TCDR | */ |
| /* | TDDR | */ |
| /* | TGRA_3 | */ |
| /* | TGRB_3 | */ |
| /* | TGRA_4 | */ |
| /* | TGRB_4 | */ |
| /* | TCNTS | */ |
| /* | TCBR | */ |
| /* | TGRC_3 | */ |
| /* | TGRD_3 | */ |
|  | TGRC_4 | */ |
| /* | TGRD_4 | */ |

```
    union {
    unsigned char BYTE;
    struct {
        unsigned char TCFD:1;
        unsigned char :2;
        unsigned char TCFV:1;
        unsigned char TGFD:1;
        unsigned char TGFC:1;
        unsigned char TGFB:1;
        unsigned char TGFA:1;
        } BIT;
    } TSR_3;
    union
        unsigned char BYTE;
        struct {
        unsigned char TCFD:1;
        unsigned char :2;
        unsigned char TCFV:1;
        unsigned char TGFD:1;
        unsigned char TGFC:1;
        unsigned char TGFB:1;
        unsigned char TGFA:1;
        } BIT;
    } TSR_4;
    unsigned char wk2[18];
    union {
        unsigned char BYTE;
        struct {
        unsigned char CST4:1;
        unsigned char CST3:1;
        unsigned char :3;
        unsigned char CST:3;
        } BIT;
    } TSTR;
    union {
    unsigned char BYTE;
    struct {
        unsigned char SYNC4:1;
        unsigned char SYNC3:1;
        unsigned char :3;
        unsigned char SYNC:3;
        } BIT;
    } TSYR;
};
struct st_mtu0 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char CCLR:3;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
```

```
        } BIT;
    } TCR_0;
union {
    unsigned char BYTE;
    struct {
        unsigned char :2;
        unsigned char BFB:1;
        unsigned char BFA:1;
        unsigned char MD:4;
        } BIT;
    } TMDR_0;
union {
    unsigned char BYTE;
    struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
        } BIT;
    } TIORH_0;
union {
    unsigned char BYTE;
    struct {
        unsigned char IOD:4;
        unsigned char IOC:4;
        } BIT;
    } TIORL_0;
union {
    unsigned char BYTE;
    struct {
        unsigned char TTGE:1;
        unsigned char :2;
        unsigned char TCIEV:1;
        unsigned char TGIED:1;
        unsigned char TGIEC:1;
        unsigned char TGIEB:1;
        unsigned char TGIEA:1;
        } BIT;
    } TIER_0;
union {
    unsigned char BYTE;
    struct {
        unsigned char :3;
        unsigned char TCFV:1;
        unsigned char TGFD:1;
        unsigned char TGFC:1;
        unsigned char TGFB:1;
        unsigned char TGFA:1;
        } BIT;
    } TSR_0;
    unsigned short TCNT_0;
    unsigned short TGRA_0;
    unsigned short TGRB_0;
\begin{tabular}{|c|c|c|}
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & TMDR_0 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & & */ \\
\hline /* & BFB & */ \\
\hline /* & BFA & */ \\
\hline /* & MD & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & TIORH_0 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & IOB & */ \\
\hline /* & IOA & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & TIORL_0 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & IOD & */ \\
\hline /* & IOC & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & TIER_0 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & TTGE & */ \\
\hline /* & & */ \\
\hline /* & TCIEV & */ \\
\hline /* & TGIED & */ \\
\hline /* & TGIEC & */ \\
\hline /* & TGIEB & */ \\
\hline /* & TGIEA & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline /* & TSR_0 & */ \\
\hline /* & Byte Access & */ \\
\hline /* & Bit Access & */ \\
\hline /* & & */ \\
\hline /* & TCFV & */ \\
\hline /* & TGFD & */ \\
\hline /* & TGFC & */ \\
\hline /* & TGFB & */ \\
\hline /* & TGFA & */ \\
\hline /* & & */ \\
\hline /* & & */ \\
\hline & TCNT_0 & */ \\
\hline & TGRA_0 & */ \\
\hline /* & TGRB_0 & */ \\
\hline
\end{tabular}
```

```
    unsigned short TGRC_0;
/* TGRC_0
    */
    unsigned short TGRD_0; /* TGRD_0 */
};
/* */
struct st_mtu1 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char :1;
            unsigned char CCLR:2;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
            } BIT;
        } TCR_1;
    union
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char MD:4;
            } BIT;
        } TMDR_1;
union {
        unsigned char BYTE;
        struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
        } BIT;
    } TIOR_1;
unsigned char wk0[1];
union {
        unsigned char BYTE;
        struct {
            unsigned char TTGE:1;
            unsigned char :1;
            unsigned char TCIEU:1;
            unsigned char TCIEV:1;
            unsigned char :2;
            unsigned char TGIEB:1;
            unsigned char TGIEA:1;
            } BIT;
        } TIER_1;
union {
        unsigned char BYTE;
        struct {
        unsigned char TCFD:1;
        unsigned char :1;
        unsigned char TCFU:1;
        unsigned char TCFV:1;
        unsigned char :2;
        unsigned char TGFB:1;
        unsigned char TGFA:1;
        } BIT;
```

```
                                    } TSR_1;
    */
    unsigned short TCNT_1;
    unsigned short TGRA_1;
    unsigned short TGRB_1;
};
struct st_mtu2 {
    union {
        unsigned char BYTE;
        struct {
        unsigned char :1;
        unsigned char CCLR:2;
        unsigned char CKEG:2;
        unsigned char TPSC:3;
        } BIT;
    } TCR_2;
    union {
    unsigned char BYTE;
    struct {
            unsigned char :4;
            unsigned char MD:4;
            } BIT;
    } TMDR_2;
    union {
    unsigned char BYTE;
    struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
        } BIT;
    } TIOR_2;
    unsigned char wk0[1];
    union {
        unsigned char BYTE;
        struct {
            unsigned char TTGE:1;
            unsigned char :1;
            unsigned char TCIEU:1;
            unsigned char TCIEV:1;
            unsigned char :2;
            unsigned char TGIEB:1;
            unsigned char TGIEA:1;
            } BIT;
    } TIER_2;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TCFD:1;
            unsigned char :1;
            unsigned char TCFU:1;
            unsigned char TCFV:1;
            unsigned char :2;
            unsigned char TGFB:1;
```

/*
/*

```
/* TCNT_1 */
/* TGRA_1 */
/* TGRB_1 */
/* */
/* struct MTU2 */
/* TCR_2 */
/* Byte Access */
/* Bit Access */
/* */
/* CCLR */
/* CKEG */
/* TPSC */
/* */
/* */
/* TMDR_2 */
/* Byte Access */
/* Bit Access */
/* */
/* MD */
/* */
/* */
/* TIOR_2 */
/* Byte Access */
/* Bit Access */
/* IOB */
/* IOA */
/* */
/* */
/* */
/* TIER_2 */
/* Byte Access */
/* Bit Access */
/* TTGE */
/* */
/* TCIEU */
/* TCIEV */
/* */
/* TGIEB */
/* TGIEA */
/* */
/* */
/* TSR_2 */
/* Byte Access */
/* Bit Access */
/* TCFD */
/* */
/* TCFU */
/* TCFV */
/* */
/* TGFB */
```

Rev. 1.00, 07/03, page 63 of 90

```
    unsigned char TGFA:1;
    TGFA
    */
    } BIT;
    } TSR_2;
    unsigned short TCNT_2;
    unsigned short TGRA_2;
    unsigned short TGRB_2;
};
struct st_intc {
    union {
        unsigned short WORD;
        struct {
        unsigned short IRQ0:4;
        unsigned short IRQ1:4;
        unsigned short IRQ2:4;
        unsigned short IRQ3:4;
        } BIT;
    } IPRA;
    union {
    unsigned short WORD;
    struct {
        unsigned short IRQ4:4;
        unsigned short IRQ5:4;
        unsigned short IRQ6:4;
        unsigned short IRQ7:4;
        } BIT;
    } IPRB;
    union {
    unsigned short WORD;
    struct {
        unsigned short DMAC0:4;
        unsigned short DMAC1:4;
        unsigned short DMAC2:4;
        unsigned short DMAC3:4;
        } BIT;
    } IPRC;
    union {
    unsigned short WORD;
    struct {
        unsigned short MTU0:8;
        unsigned short MTU1:8;
        } BIT;
    } IPRD;
union
    unsigned short WORD;
    struct {
                unsigned short MTU2:8;
                unsigned short MTU3:8;
                } BIT;
    } IPRE;
union {
    unsigned short WORD;
```

Rev. 1.00, 07/03, page 64 of 90

```
    struct {
        unsigned short MTU4:8;
        unsigned short SCIO:4;
        unsigned short SCI1:4;
        } BIT;
    } IPRF;
union {
    unsigned short WORD;
    struct {
        unsigned short AD01:4;
        unsigned short DTC:4;
        unsigned short CMT0:4;
        unsigned short CMT1:4;
        } BIT;
    } IPRG;
union {
    unsigned short WORD;
    struct {
        unsigned short WDT:4;
        unsigned short IOMTU:4;
        unsigned short :8;
        } BIT;
    } IPRH;
union {
    unsigned short WORD;
    struct {
        unsigned short NMIL:1;
        unsigned short :6;
        unsigned short NMIE:1;
        unsigned short IRQOS:1;
        unsigned short IRQ1S:1;
        unsigned short IRQ2S:1;
        unsigned short IRQ3S:1;
        unsigned short IRQ4S:1;
        unsigned short IRQ5S:1;
        unsigned short IRQ6S:1;
        unsigned short IRQ7S:1;
        } BIT;
    } ICR1;
union {
    unsigned short WORD;
    struct {
        unsigned short :8;
        unsigned short IRQOF:1;
        unsigned short IRQ1F:1;
        unsigned short IRQ2F:1;
        unsigned short IRQ3F:1;
        unsigned short IRQ4F:1;
        unsigned short IRQ5F:1;
        unsigned short IRQ6F:1;
        unsigned short IRQ7F:1;
```



```
                                    } BIT;
\} ISR;
union \{
unsigned short WORD;
struct \{
unsigned short SCI2:4;
unsigned short SCI3:4;
unsigned short :8;
\} BIT;
\} IPRI;
union
unsigned short WORD;
struct \{
unsigned short :8;
unsigned short IIC:4;
unsigned short : 4;
\} BIT;
\} IPRJ;
unsigned char wk0[6];
union \{
unsigned short WORD;
struct \{
unsigned short IRQOES:2;
unsigned short IRQ1ES:2;
unsigned short IRQ2ES:2;
unsigned short IRQ3ES:2;
unsigned short IRQ4ES:2;
unsigned short IRQ5ES:2;
unsigned short IRQ6ES:2;
unsigned short IRQ7ES:2;
\} BIT;
\} ICR2;
\};
struct st_porta \{
union \{
unsigned short WORD;
struct \{
unsigned short :8;
unsigned short PA23DR:1;
unsigned short PA22DR:1;
unsigned short PA21DR:1;
unsigned short PA20DR:1;
unsigned short PA19DR:1;
unsigned short PA18DR:1;
unsigned short PA17DR:1;
unsigned short PA16DR:1;
\} BIT;
\} PADRH;
union
unsigned short WORD;
struct \{
```

| /* |  | */ |
| :---: | :---: | :---: |
| /* |  | */ |
| /* | IPRI | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | SCI2 | */ |
| /* | SCI3 | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | IPRJ | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | IIC | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ICR2 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | IRQ0ES | */ |
| /* | IRQ1ES | */ |
| /* | IRQ2ES | */ |
| /* | IRQ3ES | */ |
| /* | IRQ4ES | */ |
| /* | IRQ5ES | */ |
| /* | IRQ6ES | */ |
| /* | IRQ7ES | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | struct PORTA | */ |
| /* | PADRH | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | PA23DR | */ |
| /* | PA22DR | */ |
| /* | PA21DR | */ |
| /* | PA20DR | */ |
| /* | PA19DR | */ |
| /* | PA18DR | */ |
| /* | PA17DR | */ |
| /* | PA16DR | */ |
| /* |  | */ |
| /* |  | */ |
| /* | PADRL | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |

```

Rev. 1.00, 07/03, page 66 of 90
```

    unsigned short PA15DR:1;
    unsigned short PA14DR:1;
    unsigned short PA13DR:1;
    unsigned short PA12DR:1;
    unsigned short PA11DR:1;
    unsigned short PA1ODR:1;
    unsigned short PA9DR:1;
    unsigned short PA8DR:1;
    unsigned short PA7DR:1;
    unsigned short PA6DR:1;
    unsigned short PA5DR:1;
    unsigned short PA4DR:1;
    unsigned short PA3DR:1;
    unsigned short PA2DR:1;
    unsigned short PA1DR:1;
    unsigned short PAODR:1;
    } BIT;
    } PADRL;
    union {
unsigned short WORD;
struct {
unsigned short :8;
unsigned short PA23IOR:1;
unsigned short PA22IOR:1;
unsigned short PA21IOR:1;
unsigned short PA20IOR:1;
unsigned short PA19IOR:1;
unsigned short PA18IOR:1;
unsigned short PA17IOR:1;
unsigned short PA16IOR:1;
} BIT;
} PAIORH;
union {
unsigned short WORD;
struct {
unsigned short PA15IOR:1;
unsigned short PA14IOR:1;
unsigned short PA13IOR:1;
unsigned short PA12IOR:1;
unsigned short PA11IOR:1;
unsigned short PA10IOR:1;
unsigned short PA9IOR:1;
unsigned short PA8IOR:1;
unsigned short PA7IOR:1;
unsigned short PA6IOR:1;
unsigned short PA5IOR:1;
unsigned short PA4IOR:1;
unsigned short PA3IOR:1;
unsigned short PA2IOR:1;
unsigned short PA1IOR:1;
unsigned short PAOIOR:1;

```

```

                                    } BIT;
    } PAIORL;
    union {
    unsigned short WORD;
    struct {
        unsigned short :1;
        unsigned short PA23MD:1;
        unsigned short :1;
        unsigned short PA22MD:1;
        unsigned short :1;
        unsigned short PA21MD:1;
        unsigned short :1;
        unsigned short PA2OMD:1;
        unsigned short PA19MD:2;
        unsigned short PA18MD:2;
        unsigned short PA17MD:2;
        unsigned short PA16MD:2;
        } BIT;
    } PACRH;
    unsigned char wkO[2];
    union {
        unsigned short WORD;
        struct {
        unsigned short PA15MD:2;
        unsigned short PA14MD:2;
        unsigned short PA13MD:2;
        unsigned short PA12MD:2;
        unsigned short PA11MD:2;
        unsigned short PA1OMD:2;
        unsigned short PA9MD:2;
        unsigned short PA8MD:2;
        } BIT;
    } PACRL1;
    union {
        unsigned short WORD;
        struct {
            unsigned short PA7MD:2;
            unsigned short PA6MD:2;
            unsigned short PA5MD:2;
            unsigned short PA4MD:2;
            unsigned short PA3MD:2;
            unsigned short PA2MD:2;
            unsigned short PA1MD:2;
            unsigned short PAOMD:2;
            } BIT;
    } PACRL2;
    };
struct st_portb {
union {
unsigned short WORD;
struct {

```


Rev. 1.00, 07/03, page 68 of 90
```

    unsigned short :6;
    unsigned short PB9DR:1;
    unsigned short PB8DR:1;
    unsigned short PB7DR:1;
    unsigned short PB6DR:1;
    unsigned short PB5DR:1;
    unsigned short PB4DR:1;
    unsigned short PB3DR:1;
    unsigned short PB2DR:1;
    unsigned short PB1DR:1;
    unsigned short PBODR:1;
    } BIT;
    } PBDR;
    unsigned char wk0[2];
union {
unsigned short WORD;
struct {
unsigned short :6;
unsigned short PB9IOR:1;
unsigned short PB8IOR:1;
unsigned short PB7IOR:1;
unsigned short PB6IOR:1;
unsigned short PB5IOR:1;
unsigned short PB4IOR:1;
unsigned short PB3IOR:1;
unsigned short PB2IOR:1;
unsigned short PB1IOR:1;
unsigned short PBOIOR:1;
} BIT;
} PBIOR;
unsigned char wk1[2];
union {
unsigned short WORD;
struct {
unsigned short :4;
unsigned short PB3MD2:1;
unsigned short PB2MD2:1;
unsigned short :6;
unsigned short PB9MD:2;
unsigned short PB8MD:2;
} BIT;
} PBCR1;
union {
unsigned short WORD;
struct {
unsigned short PB7MD:2;
unsigned short PB6MD:2;
unsigned short PB5MD:2;
unsigned short PB4MD:2;
unsigned short PB3MD:2;
unsigned short PB2MD:2;

| /* |  | */ |
| :---: | :---: | :---: |
| /* | PB9DR | */ |
| /* | PB8DR | */ |
| /* | PB7DR | */ |
| /* | PB6DR | */ |
| /* | PB5DR | */ |
| /* | PB4DR | */ |
| /* | PB3DR | */ |
| /* | PB2DR | */ |
| /* | PB1DR | */ |
| /* | PB0DR | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | PBIOR | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | PB9IOR | */ |
| /* | PB8IOR | */ |
| /* | PB7IOR | */ |
| /* | PB6IOR | */ |
| /* | PB5IOR | */ |
| /* | PB4IOR | */ |
| /* | PB3IOR | */ |
| /* | PB2IOR | */ |
| /* | PB1IOR | */ |
| /* | PBOIOR | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | PBCR1 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | PB3MD2 | */ |
| /* | PB2MD2 | */ |
| /* |  | */ |
| /* | PB9MD | */ |
| /* | PB8MD | */ |
| /* |  | */ |
| /* |  | */ |
| /* | PBCR2 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | PB7MD | */ |
| /* | PB6MD | */ |
| /* | PB5MD | */ |
| /* | PB4MD | */ |
| /* | PB3MD | */ |
| /* | PB2MD | */ |

```


Rev. 1.00, 07/03, page 70 of 90

```

    unsigned short PD10DR:1;
    unsigned short PD9DR:1;
    unsigned short PD8DR:1;
    unsigned short PD7DR:1;
    unsigned short PD6DR:1;
    unsigned short PD5DR:1;
    unsigned short PD4DR:1;
    unsigned short PD3DR:1;
    unsigned short PD2DR:1;
    unsigned short PD1DR:1;
    unsigned short PDODR:1;
    } BIT;
    } PDDRL;
    union
unsigned short WORD;
struct {
unsigned short PD31IOR:1;
unsigned short PD30IOR:1;
unsigned short PD29IOR:1;
unsigned short PD28IOR:1;
unsigned short PD27IOR:1;
unsigned short PD26IOR:1;
unsigned short PD25IOR:1;
unsigned short PD24IOR:1;
unsigned short PD23IOR:1;
unsigned short PD22IOR:1;
unsigned short PD21IOR:1;
unsigned short PD20IOR:1;
unsigned short PD19IOR:1;
unsigned short PD18IOR:1;
unsigned short PD17IOR:1;
unsigned short PD16IOR:1;
} BIT;
} PDIORH;
union {
unsigned short WORD;
struct {
unsigned short PD15IOR:1;
unsigned short PD14IOR:1;
unsigned short PD13IOR:1;
unsigned short PD12IOR:1;
unsigned short PD11IOR:1;
unsigned short PD10IOR:1;
unsigned short PD9IOR:1;
unsigned short PD8IOR:1;
unsigned short PD7IOR:1;
unsigned short PD6IOR:1;
unsigned short PD5IOR:1;
unsigned short PD4IOR:1;
unsigned short PD3IOR:1;
unsigned short PD2IOR:1;

```
```

    unsigned short PD1IOR:1;
    unsigned short PDOIOR:1;
    } BIT;
    } PDIORL;
    union
unsigned short WORD;
struct {
unsigned short PD31MD:2;
unsigned short PD30MD:2;
unsigned short PD29MD:2;
unsigned short PD28MD:2;
unsigned short PD27MD:2;
unsigned short PD26MD:2;
unsigned short PD25MD:2;
unsigned short PD24MD:2;
} BIT;
} PDCRH1;
union {
unsigned short WORD;
struct {
unsigned short PD23MD:2;
unsigned short PD22MD:2;
unsigned short PD21MD:2;
unsigned short PD20MD:2;
unsigned short PD19MD:2;
unsigned short PD18MD:2;
unsigned short PD17MD:2;
unsigned short PD16MD:2;
} BIT;
} PDCRH2;
union {
unsigned short WORD;
struct {
unsigned short PD15MD0:1;
unsigned short PD14MD0:1;
unsigned short PD13MD0:1;
unsigned short PD12MD0:1;
unsigned short PD11MD0:1;
unsigned short PD10MD0:1;
unsigned short PD9MD0:1;
unsigned short PD8MD0:1;
unsigned short PD7MD0:1;
unsigned short PD6MD0:1;
unsigned short PD5MD0:1;
unsigned short PD4MD0:1;
unsigned short PD3MD0:1;
unsigned short PD2MD0:1;
unsigned short PD1MD0:1;
unsigned short PDOMDO:1;
} BIT;
} PDCRL1;
/* PD1IOR */
/* PDOIOR */
/* */
/* */
/* PDCRH1 */
/* Word Access */
/* Bit Access */
/* PD31MD */
/* PD30MD */
/* PD29MD */
/* PD28MD */
/* PD27MD */
/* PD26MD */
/* PD25MD */
/* PD24MD */
/* */
/* */
/* PDCRH2 */
/* Word Access */
/* Bit Access */
/* PD23MD */
/* PD22MD */
/* PD21MD */
/* PD20MD */
/* PD19MD */
/* PD18MD */
/* PD17MD */
/* PD16MD */
/* */
/* */
/* PDCRL1 */
/* Word Access */
/* Bit Access */
/* PD15MD0 */
/* PD14MD0 */
/* PD13MD0 */
/* PD12MD0 */
/* PD11MD0 */
/* PD10MD0 */
/* PD9MD0 */
/* PD8MD0 */
/* PD7MD0 */
/* PD6MD0 */
/* PD5MD0 */
/* PD4MD0 */
/* PD3MD0 */
/* PD2MD0 */
/* PD1MD0 */
/* PDOMDO */
/* */
/* */

```
```

    union {
    unsigned short WORD;
    struct {
        unsigned short PD15MD1:1;
        unsigned short PD14MD1:1;
        unsigned short PD13MD1:1;
        unsigned short PD12MD1:1;
        unsigned short PD11MD1:1;
        unsigned short PD10MD1:1;
        unsigned short PD9MD1:1;
        unsigned short PD8MD1:1;
        unsigned short PD7MD1:1;
        unsigned short PD6MD1:1;
        unsigned short PD5MD1:1;
        unsigned short PD4MD1:1;
        unsigned short PD3MD1:1;
        unsigned short PD2MD1:1;
        unsigned short PD1MD1:1;
        unsigned short PDOMD1:1;
        } BIT;
        } PDCRL2;
    };
struct st_porte {
union {
unsigned short WORD;
struct {
unsigned short PE15DR:1;
unsigned short PE14DR:1;
unsigned short PE13DR:1;
unsigned short PE12DR:1;
unsigned short PE11DR:1;
unsigned short PE1ODR:1;
unsigned short PE9DR:1;
unsigned short PE8DR:1;
unsigned short PE7DR:1;
unsigned short PE6DR:1;
unsigned short PE5DR:1;
unsigned short PE4DR:1;
unsigned short PE3DR:1;
unsigned short PE2DR:1;
unsigned short PE1DR:1;
unsigned short PEODR:1;
} BIT;
} PEDRL;
unsigned char wk0[2];
union {
unsigned short WORD;
struct {
unsigned short PE15IOR:1;
unsigned short PE14IOR:1;
unsigned short PE13IOR:1;
/* PDCRL2 */
/* Word Access */
/* Bit Access */
/* PD15MD1 */
/* PD14MD1 */
/* PD13MD1 */
/* PD12MD1 */
/* PD11MD1 */
/* PD10MD1 */
/* PD9MD1 */
/* PD8MD1 */
/* PD7MD1 */
/* PD6MD1 */
/* PD5MD1 */
/* PD4MD1 */
/* PD3MD1 */
/* PD2MD1 */
/* PD1MD1 */
/* PD0MD1 */
/* */
/* */
/* */
/* struct PORTE */
/* PEDRL */
/* Word Access */
/* Bit Access */
/* PE15DR */
/* PE14DR */
/* PE13DR */
/* PE12DR */
/* PE11DR */
/* PE10DR */
/* PE9DR */
/* PE8DR */
/* PE7DR */
/* PE6DR */
/* PE5DR */
/* PE4DR */
/* PE3DR */
/* PE2DR */
/* PE1DR */
/* PEODR */
/* */
/* */
/* */
/* PEIORL */
/* Word Access */
/* Bit Access */
/* PE15IOR */
/* PE14IOR */
/* PE13IOR */

```
```

    unsigned short PE12IOR:1;
    unsigned short PE11IOR:1;
    unsigned short PE1OIOR:1;
    unsigned short PE9IOR:1;
    unsigned short PE8IOR:1;
    unsigned short PE7IOR:1;
    unsigned short PE6IOR:1;
    unsigned short PE5IOR:1;
    unsigned short PE4IOR:1;
    unsigned short PE3IOR:1;
    unsigned short PE2IOR:1;
    unsigned short PEIIOR:1;
    unsigned short PEOIOR:1;
    } BIT;
    } PEIORL;
    unsigned char wk1[2];
    union {
        unsigned short WORD;
        struct {
            unsigned short PE15MD:2;
            unsigned short PE14MD:2;
            unsigned short PE13MD:2;
            unsigned short PE12MD:2;
            unsigned short PE11MD:2;
            unsigned short PE10MD:2;
            unsigned short PE9MD:2;
            unsigned short PE8MD:2;
            } BIT;
        } PECRL1;
    union {
        unsigned short WORD;
        struct {
        unsigned short PE7MD:2;
        unsigned short PE6MD:2;
        unsigned short PE5MD:2;
        unsigned short PE4MD:2;
        unsigned short PE3MD:2;
        unsigned short PE2MD:2;
        unsigned short PE1MD:2;
        unsigned short PEOMD:2;
            } BIT;
        } PECRL2;
    };
struct st_portf {
union {
unsigned short WORD;
struct {
unsigned short :8;
unsigned short PF7DR:1;
unsigned short PF6DR:1;
unsigned short PF5DR:1;

| /* | PE12IOR | */ |
| :---: | :---: | :---: |
| /* | PE11IOR | */ |
| /* | PE10IOR | */ |
| /* | PE9IOR | */ |
| /* | PE8IOR | */ |
| /* | PE7IOR | */ |
| /* | PE6IOR | */ |
| /* | PE5IOR | */ |
| /* | PE4IOR | */ |
| /* | PE3IOR | */ |
| /* | PE2IOR | */ |
| /* | PE1IOR | */ |
| /* | PEOIOR | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | PECRL1 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | PE15MD | */ |
| /* | PE14MD | */ |
| /* | PE13MD | */ |
| /* | PE12MD | */ |
| /* | PE11MD | */ |
| /* | PE10MD | */ |
| /* | PE9MD | */ |
| /* | PE8MD | */ |
| /* |  | */ |
| /* |  | */ |
| /* | PECRL2 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | PE7MD | */ |
| /* | PE6MD | */ |
| /* | PE5MD | */ |
| /* | PE4MD | */ |
| /* | PE3MD | */ |
| /* | PE2MD | */ |
| /* | PE1MD | */ |
| /* | PEOMD | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | struct PORTF | */ |
| /* | PFDR | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | PF7DR | */ |
| /* | PF6DR | */ |
| /* | PF5DR | */ |

```

```

    } BIT;
    } CMCSR_0;
    unsigned short CMCNT_0;
    unsigned short CMCOR_0;
    union {
        unsigned short WORD;
        struct {
            unsigned short :8;
            unsigned short CMF:1;
            unsigned short CMIE:1;
            unsigned short :4;
            unsigned short CKS:2;
            } BIT;
        } CMCSR_1;
    unsigned short CMCNT_1;
    unsigned short CMCOR_1;
    };
struct st_ad {
union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR0;
union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR1;
union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR2;
union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR3;
union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;

| /* |  | */ |
| :---: | :---: | :---: |
| /* |  | */ |
| /* | CMCNT_0 | */ |
| /* | CMCOR_0 | */ |
| /* | CMCSR_1 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | CMF | */ |
| /* | CMIE | */ |
| /* |  | */ |
| /* | CKS | */ |
| /* |  | */ |
| /* |  | */ |
| /* | CMCNT_1 | */ |
| /* | CMCOR_1 | */ |
| /* |  | */ |
| /* | struct A/D | */ |
| /* | ADDR0 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | AD | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ADDR1 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | AD | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ADDR2 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | AD | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ADDR3 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | AD | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ADDR4 | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | AD | */ |
| /* |  | */ |

```
```

                                    } BIT;
    } ADDR4;
    union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR5;
union {
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR6;
union
unsigned short WORD;
struct {
unsigned short AD:10;
unsigned short :6;
} BIT;
} ADDR7;
unsigned char wk0[80];
union {
unsigned char BYTE;
struct {
unsigned char ADF:1;
unsigned char ADIE:1;
unsigned char :1;
unsigned char ADM:1;
unsigned char :2;
unsigned char CH:2;
} BIT;
} ADCSR_0;
union {
unsigned char BYTE;
struct {
unsigned char ADF:1;
unsigned char ADIE:1;
unsigned char :1;
unsigned char ADM:1;
unsigned char :2;
unsigned char CH:2;
} BIT;
} ADCSR_1;
unsigned char wk1[6];
union {
unsigned char BYTE;
struct {
unsigned char TRGE:1;

```
```

    unsigned char CKS:2; /* CKS */
    unsigned char ADST:1;
    unsigned char ADCS:1;
    unsigned char :3;
    } BIT;
    } ADCR_0;
    union {
    unsigned char BYTE;
    struct {
        unsigned char TRGE:1;
            unsigned char CKS:2;
            unsigned char ADST:1;
            unsigned char ADCS:1;
            unsigned char :3;
            } BIT;
    } ADCR_1;
    unsigned char wk2[874];
    union {
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char TRG1S:2;
            unsigned char TRGOS:2;
            } BIT;
    } ADTSR;
    };
struct st_flash {
union {
unsigned char BYTE;
struct {
unsigned char FWE:1;
unsigned char SWE:1;
unsigned char ESU:1;
unsigned char PSU:1;
unsigned char EV:1;
unsigned char PV:1;
unsigned char E:1;
unsigned char P:1;
} BIT;
} FLMCR1;
union {
unsigned char BYTE;
struct {
unsigned char FLER:1;
unsigned char :7;
} BIT;
} FLMCR2;
union {
unsigned char BYTE;
struct {
unsigned char EB:8;

| /* | CKS | */ |
| :---: | :---: | :---: |
| /* | ADST | */ |
| /* | ADCS | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ADCR_1 | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* | TRGE | */ |
| /* | CKS | */ |
| /* | ADST | */ |
| /* | ADCS | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ADTSR | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | TRG1S | */ |
| /* | TRG0S | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | struct FLASH | */ |
| /* | FLMCR1 | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* | FWE | */ |
| /* | SWE | */ |
| /* | ESU | */ |
| /* | PSU | */ |
| /* | EV | */ |
| /* | PV | */ |
| /* | E | */ |
| /* | P | */ |
| /* |  | */ |
| /* |  | */ |
| /* | FLMCR2 | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* | FLER | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | EBR1 | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* | EB | */ |

```
```

        } BIT;
    } EBR1;
    union {
    unsigned char BYTE;
    struct {
        unsigned char :4;
        unsigned char EB11:1;
        unsigned char EB10:1;
        unsigned char EB9:1;
        unsigned char EB8:1;
        } BIT;
    } EBR2;
    unsigned char wkO[164];
    union {
        unsigned short WORD;
        struct {
            unsigned short :12;
            unsigned short RAMS:1;
            unsigned short RAM:3;
            } BIT;
    } RAMER;
    };
struct st_ubc {
union {
unsigned short WORD;
struct {
unsigned short UBA31:1;
unsigned short UBA30:1;
unsigned short UBA29:1;
unsigned short UBA28:1;
unsigned short UBA27:1;
unsigned short UBA26:1;
unsigned short UBA25:1;
unsigned short UBA24:1;
unsigned short UBA23:1;
unsigned short UBA22:1;
unsigned short UBA21:1;
unsigned short UBA20:1;
unsigned short UBA19:1;
unsigned short UBA18:1;
unsigned short UBA17:1;
unsigned short UBA16:1;
} BIT;
} UBARH;
union {
unsigned short WORD;
struct {
unsigned short UBA15:1;
unsigned short UBA14:1;
unsigned short UBA13:1;
unsigned short UBA12:1;

```
```

    unsigned short UBA11:1;
    unsigned short UBA10:1;
    unsigned short UBA9:1;
    unsigned short UBA8:1;
    unsigned short UBA7:1;
    unsigned short UBA6:1;
    unsigned short UBA5:1;
    unsigned short UBA4:1;
    unsigned short UBA3:1;
    unsigned short UBA2:1;
    unsigned short UBA1:1;
    unsigned short UBA0:1;
    } BIT;
    } UBARL;
    union {
unsigned short WORD;
struct {
unsigned short UBM31:1;
unsigned short UBM30:1;
unsigned short UBM29:1;
unsigned short UBM28:1;
unsigned short UBM27:1;
unsigned short UBM26:1;
unsigned short UBM25:1;
unsigned short UBM24:1;
unsigned short UBM23:1;
unsigned short UBM22:1;
unsigned short UBM21:1;
unsigned short UBM20:1;
unsigned short UBM19:1;
unsigned short UBM18:1;
unsigned short UBM17:1;
unsigned short UBM16:1;
} BIT;
} UBAMRH;
union {
unsigned short WORD;
struct {
unsigned short UBM15:1;
unsigned short UBM14:1;
unsigned short UBM13:1;
unsigned short UBM12:1;
unsigned short UBM11:1;
unsigned short UBM10:1;
unsigned short UBM9:1;
unsigned short UBM8:1;
unsigned short UBM7:1;
unsigned short UBM6:1;
unsigned short UBM5:1;
unsigned short UBM4:1;
unsigned short UBM3:1;

| /* | UBA11 |
| :---: | :---: |
| /* | UBA10 |
| /* | UBA9 |
| /* | UBA8 |
| /* | UBA7 |
| /* | UBA6 |
| /* | UBA5 |
| /* | UBA4 |
| /* | UBA3 |
| /* | UBA2 |
| /* | UBA1 |
| /* | UBAO |
| /* |  |
| /* |  |
| /* UBAMRH |  |
| /* | Word Access |
| /* | Bit Access |
| /* | UBM31 |
| /* | UBM30 |
| /* | UBM29 |
| /* | UBM2 8 |
| /* | UBM27 |
| /* | UBM2 6 |
| /* | UBM25 |
| /* | UBM2 4 |
| /* | UBM23 |
| /* | UBM22 |
| /* | UBM21 |
| /* | UBM20 |
| /* | UBM19 |
| /* | UBM18 |
| /* | UBM17 |
| /* | UBM1 6 |
| /* |  |
| /* |  |
| /* | UBAMRL |
| /* | Word Access |
| /* | Bit Access |
| /* | UBM15 |
| /* | UBM14 |
| /* | UBM13 |
| /* | UBM12 |
| /* | UBM11 |
| /* | UBM10 |
| /* | UBM9 |
| /* | UBM8 |
| /* | UBM7 |
| /* | UBM6 |
| /* | UBM5 |
| /* | UBM4 |
| /* | UBM3 |

```
```

    unsigned short UBM2:1;
    unsigned short UBM1:1;
        unsigned short UBM0:1;
        } BIT;
            } UBAMRL;
        union {
        unsigned short WORD;
        struct {
        unsigned short :8;
        unsigned short CP:2;
        unsigned short ID:2;
        unsigned short RW:2;
        unsigned short SZ:2;
        } BIT;
    } UBBR;
    union {
        unsigned short WORD;
        struct {
            unsigned short :15;
        unsigned short UBID:1;
        } BIT;
    } UBCR;
    };
struct st_wdt {
union {
unsigned char BYTE;
struct {
unsigned char OVF:1;
unsigned char WTIT:1;
unsigned char TME:1;
unsigned char :2;
unsigned char CKS:3;
} BIT;
} TCSR;
unsigned char TCNT;
union {
unsigned char BYTE;
struct {
unsigned char WOVF:1;
unsigned char RSTE:1;
unsigned char RSTS:1;
unsigned char :5;
} BIT;
} RSTCSR;
};
struct st_stby {
union {
unsigned char BYTE;
struct {
unsigned char SBY:1;
unsigned char HIZ:1;

```

Rev. 1.00, 07/03, page 82 of 90
```

    unsigned char :4;
    unsigned char IRQEH:1;
    unsigned char IRQEL:1;
    } BIT;
    } SBYCR;
    unsigned char wkO[3];
    union {
        unsigned char BYTE;
    struct {
        unsigned char :6;
        unsigned char AUDSRST:1;
        unsigned char RAME:1;
        } BIT;
    } SYSCR;
    unsigned char wk1[3];
    union {
        unsigned short WORD;
    struct {
        unsigned short :4;
        unsigned short MSTP27:1;
        unsigned short MSTP26:1;
        unsigned short MSTP25:1;
        unsigned short MSTP24:1;
        unsigned short :2;
        unsigned short MSTP21:1;
        unsigned short :1;
        unsigned short MSTP19:1;
        unsigned short MSTP18:1;
        unsigned short MSTP17:1;
        unsigned short MSTP16:1;
        } BIT;
    } MSTCR1;
    union {
    unsigned short WORD;
    struct {
        unsigned short :2;
        unsigned short MSTP13:1;
        unsigned short MSTP12:1;
        unsigned short :6;
        unsigned short MSTP5:1;
        unsigned short MSTP4:1;
        unsigned short MSTP3:1;
        unsigned short MSTP2:1;
        unsigned short :1;
        unsigned short MSTPO:1;
        } BIT;
    } MSTCR2;
    };
struct st_bsc {
union {
unsigned short WORD;

```

```

    struct {
        unsigned short :2;
    unsigned short MTURWE:1;
    unsigned short :5;
    unsigned short A3LG:1;
    unsigned short A2LG:1;
    unsigned short A1LG:1;
    unsigned short A0LG:1;
    unsigned short A3SZ:1;
    unsigned short A2SZ:1;
    unsigned short A1SZ:1;
    unsigned short A0SZ:1;
        } BIT;
    } BCR1;
    union {
    unsigned short WORD;
    struct {
        unsigned short IW3:2;
        unsigned short IW2:2;
        unsigned short IW1:2;
        unsigned short IW0:2;
        unsigned short CW3:1;
        unsigned short CW2:1;
        unsigned short CW1:1;
        unsigned short CW0:1;
        unsigned short SW3:1;
        unsigned short SW2:1;
        unsigned short SW1:1;
        unsigned short SW0:1;
        } BIT;
    } BCR2;
    union
        unsigned short WORD;
        struct {
        unsigned short W3:4;
        unsigned short W2:4;
        unsigned short W1:4;
        unsigned short W0:4;
        } BIT;
    } WCR1;
    union {
    unsigned short WORD;
    struct {
        unsigned short :12;
        unsigned short DSW:4;
        } BIT;
    } WCR2;
    };
struct st_dmac {
union {
unsigned short WORD;

```

Rev. 1.00, 07/03, page 84 of 90
```

struct {
unsigned short :6;
unsigned short PR:2;
unsigned short :5;
unsigned short AE:1;
unsigned short NMIF:1;
unsigned short DME:1;
} BIT;
} DMAOR;

```
\};
struct st_dmac0 \{
    unsigned long SARO;
    unsigned long DARO;
    unsigned long DMATCR0;
    union \{
        unsigned long LONG;
        struct \{
        unsigned long :13;
        unsigned long RL:1;
        unsigned long AM:1;
        unsigned long AL:1;
        unsigned long DM:2;
        unsigned long SM:2;
        unsigned long RS:4;
        unsigned long :1;
        unsigned long DS:1;
        unsigned long TM:1;
        unsigned long TS:2;
        unsigned long IE:1;
        unsigned long TE:1;
        unsigned long DE:1;
        \} BIT;
        \} CHCRO;
\};
struct st_dmac1 \{
    unsigned long SAR1;
    unsigned long DAR1;
    unsigned long DMATCR1;
    union \{
        unsigned long LONG;
        struct \{
        unsigned long :13;
        unsigned long RL:1;
        unsigned long AM:1;
        unsigned long AL:1;
        unsigned long DM:2;
        unsigned long SM:2;
        unsigned long RS:4;
        unsigned long :1;
        unsigned long DS:1;
        unsigned long TM:1;

```

    unsigned long TS:2;
    unsigned long IE:1;
    unsigned long TE:1;
    unsigned long DE:1;
    } BIT;
    } CHCR1;
    };
struct st_dmac2 {
unsigned long SAR2;
unsigned long DAR2;
unsigned long DMATCR2;
union {
unsigned long LONG;
struct {
unsigned long :12;
unsigned long RO:1;
unsigned long :3;
unsigned long DM:2;
unsigned long SM:2;
unsigned long RS:4;
unsigned long :2;
unsigned long TM:1;
unsigned long TS:2;
unsigned long IE:1;
unsigned long TE:1;
unsigned long DE:1;
} BIT;
} CHCR2;
};
struct st_dmac3 {
unsigned long SAR3;
unsigned long DAR3;
unsigned long DMATCR3;
union {
unsigned long LONG;
struct {
unsigned long :11;
unsigned long DI:1;
unsigned long :4;
unsigned long DM:2;
unsigned long SM:2;
unsigned long RS:4;
unsigned long :2;
unsigned long TM:1;
unsigned long TS:2;
unsigned long IE:1;
unsigned long TE:1;
unsigned long DE:1;
} BIT;
} CHCR3;
};

```

Rev. 1.00, 07/03, page 86 of 90
union \{
unsigned char BYTE;
struct \{
unsigned char DTEA:8;
\} BIT;
\} DTEA;
union
unsigned char BYTE;
struct \{
unsigned char DTEB:8;
\} BIT;
\} DTEB;
union \{
unsigned char BYTE;
struct \{
unsigned char DTEC:8;
\} BIT;
\} DTEC;
union \{
unsigned char BYTE;
struct \{
unsigned char DTED:8;
\} BIT;
\} DTED;
unsigned char wk0[2];
union \{
unsigned short WORD;
struct \{
unsigned short :5;
unsigned short NMIF:1;
unsigned short AE:1;
unsigned short SWDTE:1;
unsigned short DTVEC7:1;
unsigned short DTVEC6:1;
unsigned short DTVEC5:1;
unsigned short DTVEC4:1;
unsigned short DTVEC3:1;
unsigned short DTVEC2:1;
unsigned short DTVEC1:1;
unsigned short DTVEC0:1;
\} BIT;
\} DTCSR;
unsigned short DTBR;
unsigned char wk1[6];
union \{
unsigned char BYTE;
struct \{
unsigned char :2;
unsigned char DTEE5:1;
unsigned char :1;
/* DTEA */
/* Byte Access */
/* Bit Access */
/* DTEA */
/* */
/* */
/* DTEB */
/* Byte Access */
/* Bit Access */
/* DTEB */
/* */
/* */
/* DTEC */
/* Byte Access */
/* Bit Access */
/* DTEC */
/* */
/* */
/* DTED */
/* Byte Access */
/* Bit Access */
/* DTED */
/* */
/* */
/* */
/* DTCSR */
/* Word Access */
/* Bit Access */
/* */
/* NMIF */
/* AE */
/* SWDTE */
/* DTVEC7 */
/* DTVEC6 */
/* DTVEC5 */
/* DTVEC4 */
/* DTVEC3 */
/* DTVEC2 */
/* DTVEC1 */
/* DTVEC0 */
/* */
/* */
/* DTBR */
/* */
/* DTEE */
/* Byte Access */
/* Bit Access */
/* */
/* DTEE5 */
/* */

```

                                    unsigned char ADZ:1;
                                    unsigned char ACKB:1;
    } BIT;
    } ICSR0;
    unsigned char wk1[4];
    union {
        unsigned char BYTE;
        struct {
        unsigned char ICDR:8;
        } BIT;
        } ICDR0;
    union {
        unsigned char BYTE;
        struct {
                unsigned char MLS:1;
                unsigned char WAIT:1;
                unsigned char CKS:3;
                unsigned char BC:3;
                } BIT;
        } ICMRO;
    };
struct st_hudi {
union {
unsigned short WORD;
struct {
unsigned short TS:4;
unsigned short :12;
} BIT;
} SDIR;
union {
unsigned short WORD;
struct {
unsigned short :15;
unsigned short SDTRF:1;
} BIT;
} SDSR;
unsigned short SDDRH;
unsigned short SDDRL;
};

| /* | ADZ | */ |
| :---: | :---: | :---: |
| /* | ACKB | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ICDR0 | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* | ICDR | */ |
| /* |  | */ |
| /* |  | */ |
| /* | ICMR0 | */ |
| /* | Byte Access | */ |
| /* | Bit Access | */ |
| /* | MLS | */ |
| /* | WAIT | */ |
| /* | CKS | */ |
| /* | BC | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | struct H-UDI | */ |
| /* | SDIR | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* | TS | */ |
| /* |  | */ |
| /* |  | */ |
| /* |  | */ |
| /* | SDSR | */ |
| /* | Word Access | */ |
| /* | Bit Access | */ |
| /* |  | */ |
| /* | SDTRF | */ |
| /* |  | */ |
| /* |  | */ |
| /* | SDDRH | */ |
| /* | SDDRL | */ |
| /* |  | */ |

\#define P_SCIO (*(volatile struct st_sci0 *)0xFFFF81A0) /* SCIO Address */
\#define P_SCI1 (*(volatile struct st_sci1 *)0xFFFF81B0) /* SCI1 Address */
\#define P_SCI2 (*(volatile struct st_sci2 *)0xFFFF81C0) /* SCI2 Address */
\#define P_SCI3 (*(volatile struct st_sci3 *)0xFFFF81D0) /* SCI3 Address */
\#define P_MTU34 (*(volatile struct st_mtu34 *)0xFFFF8200)/* MTU34 Address */
\#define P_MTU0 (*(volatile struct st_mtu0 *)0xFFFF8260) /* MTU0 Address */
\#define P_MTU1 (*(volatile struct st_mtul *)0xFFFF8280) /* MTU1 Address */
\#define P_MTU2 (*(volatile struct st_mtu2 *)0xFFFF82A0) /* MTU2 Address */
\#define P_INTC (*(volatile struct st_intc *)0xFFFF8348) /* INTC Address */
\#define P_PORTA (*(volatile struct st_porta *)0xFFFF8380)/* PORTA Address */
\#define P_PORTB (*(volatile struct st_portb *)0xFFFF8390)/* PORTB Address */
\#define P_PORTC (*(volatile struct st_portc *)0xFFFF8392)/* PORTC Address */

```
\#define P_PORTD (* (volatile struct st_portd *) 0xFFFF83A0)/* PORTD Address */ \#define P_PORTE (* (volatile struct st_porte *) 0xFFFF83B0)/* PORTE Address */ \#define P_PORTF (* (volatile struct st_portf *) 0xFFFF83B2)/* PORTF Address */ \#define P_MTU (*(volatile struct st_mtu *) 0xFFFF83C0) /* MTU Address */ \#define P_CMT (* (volatile struct st_cmt *) 0xFFFF83D0) /* CMT Address */ \#define P_AD (* (volatile struct st_ad *) 0xFFFF8420) /* A/D Address */ \#define P_FLASH (*(volatile struct st_flash *) 0xFFFF8580)/* FLASH Address */ \#define P_UBC (* (volatile struct st_ubc *) 0xFFFF8600) /* UBC Address */ \#define P_WDT (* (volatile struct st_wdt *) 0xFFFF8610) /* WDT Address */ \#define P_STBY (* (volatile struct st_stby *) 0xFFFF8614) /* STBY Address */ \#define P_BSC (* (volatile struct st_bsc *) 0xFFFF8620) /* BSC Address */ \#define P_DMAC (*(volatile struct st_dmac *) 0xFFFF86B0) /* DMAC Address */ \#define P_DMAC0 (* (volatile struct st_dmac0 *) 0xFFFF86C0)/* DMAC0 Address */ \#define P_DMAC1 (* (volatile struct st_dmac1 *) 0xFFFF86D0)/* DMAC1 Address */ \#define P_DMAC2 (* (volatile struct st_dmac2 *) 0xFFFF86E0)/* DMAC2 Address */ \#define P_DMAC3 (* (volatile struct st_dmac3 *) 0xFFFF86F0)/* DMAC3 Address */ \#define P_DTC (* (volatile struct st_dtc *) 0xFFFF8700) /* DTC Address */ \#define P_IIC (* (volatile struct st_iic *) 0xFFFF87F0) /* IIC Address */ \#define P_HUDI (*(volatile struct st_hudi *)0xFFFF8A50) /* H-UDI Address */

\section*{SH7144F Group \\ On-Chip Interface \(I^{2} C\) Bus Interface Volume Application Note}

Publication Date: 1st Edition, July 10, 2003
Published by: Sales Strategic Planning Div.
Renesas Technology Corp.
Edited by: Technical Documentation \& Information Department Renesas Kodaira Semiconductor Co., Ltd.

\footnotetext{
©2003 Renesas Technology Corp. All rights reserved. Printed in Japan.
}

\section*{SH7144F Group}

\section*{On-Chip Interface \(I^{2} \mathrm{C}\) Bus Interface Volume Application Note}```

