# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# SH7144/45 Group

# RAM Monitoring Using DMAC

# 1. Specifications

Using the SH7145's SCI in asynchronous mode, a RAM reference address (4-byte data) transmitted from the console is received, and the contents of that address are fetched from RAM and transmitted to the console via the SCI, as shown in figure 1.

The transfer protocol settings used are 19200 bps, 8-bit data, one stop bit, and no parity.

For data transfer from RDR to RAM, DMAC direct addressing mode is used, and RDR receive data is stored in RAM, as shown in figure 2.

For data transfer from RAM to TDR, DMAC indirect addressing mode is used and the following operations are executed, as shown in figure 3.

- 1. Data stored in RAM is stored in a temporary buffer in the DMAC, and data is fetched from RAM using this as the address.
- 2. Fetched data is transferred sequentially to TDR one byte at a time.

The DMAC transfer conditions are as shown in tables 2.11 and 2.12.




Figure 1 Block Diagram of SCI Transfer of Data in RAM by SH7145




Figure 2 Data Transfer Using DMAC (Transfer Source Direct Addressing)






Figure 3 Data Transfer Using DMAC (Transfer Source Indirect Addressing)

#### Table 1 DMAC Transfer Conditions for SCI Reception (RDR $\rightarrow$ RAM)

Condition	Description	
DMAC channel	Channel 0	
Transfer source	On-chip SCI channel 0	
Transfer destination	On-chip RAM	
Number of transfers	4	
Transfer source address	Fixed	
Transfer destination address	Incremented	
Transfer request source	SCI channel 0	
Bus mode	Cycle-steal	
Transfer unit	Byte	

#### Table 2 DMAC Transfer Conditions for SCI Reception (RAM $\rightarrow$ TDR)

Condition	Description
DMAC channel	Channel 3
Transfer source	On-chip RAM
Transfer destination	On-chip SCI channel 0
Number of transfers	1
Transfer source address	Incremented
Transfer destination address	Fixed
Transfer request source	SCI channel 0
Bus mode	Cycle-steal
Transfer unit	Byte



## 2. Functions Used

In this sample task, RAM monitoring is performed using the SCI and DMAC.

Figure 4 shows a block diagram of SCI transmission circuits. In this task, console data transmission is performed using the following SCI functions.

- A function that performs data communication asynchronously, with synchronization performed character by character (asynchronous mode)
- A function that generates an interrupt on completion of transmission (TEI interrupt)




Figure 4 SCI Transmission Block Diagram

Figure 5 shows a block diagram of SCI reception circuits. In this sample task, data is received from the console using the following SCI functions.

- A function that performs data communication asynchronously, with synchronization performed character by character (asynchronous mode)
- A function that generates an interrupt on completion of reception (RXI interrupt)




Figure 5 SCI Reception Block Diagram

Figure 6 shows a block diagram of DMAC/ch0 used in this sample task. In this sample task, block transfer is performed using the following DMAC/ch0 functions.

- A function that performs direct transfer of address data for both the transfer source and transfer destination when the DMAC is activated (direct address transfer mode)
- A function that activates the DMAC by means of the SCI




Figure 6 Block Diagram of DMAC/ch0

Figure 7 shows a block diagram of DMAC/ch3 used in this sample task. In this sample task, block transfer is performed using the following DMAC/ch3 functions.

- A function that transfers data stored in a transfer source register when the DMAC is activated (indirect address transfer mode)
- A function that activates the DMAC by means of the SCI




Figure 7 Block Diagram of DMAC/ch3

Table 3 shows the function assignments used in this sample task. Data transmission/reception is performed via the SCI by assigning DMAC and SCI functions as shown in the table.

#### Table 3 Function Assignments

Pin or Register Name	Function Assignment	
SAR0	Transfer source address setting	
SAR3		
DAR0	Transfer destination address setting	
DAR3		
TCR0	Setting of number of transfers	
TCR3		
CHCR0	Setting of DMAC operating mode, transfer method, etc.	
CHCR3		
DMAOR	DMAC executing channel priority level setting	
RXD	Data reception pin	
TXD	Data transmission pin	
SMR	SCI transmission format setting	
SCR	SCI interrupt enabling/disabling setting	
SSR	Interrupt status setting	
RDR	Stores receive data from console	
TDR	Used to transfer transmit data to console	
BRR	Transfer rate setting	



# 3. Principles of Operation

Figure 8 illustrates the principles of operation of this sample task. Data transmission/reception is performed via the SCI by SH7145 hardware and software processing as shown in the figure.




Figure 8 Principles of Operation of Data Transfer by SCI



### 4. Software

#### (1) Modules

Module Name	Label	Function Assignment
Main routine	rammon	Performs SCI and DMAC initialization
Receive data transfer	dma_rdr	Initiated by DEI0. Enables transmit data empty interrupt request
Transmit data transfer	dma_tdr	Initiated by DEI3. Re-sets transfer source and transfer destination addresses, and number of transfers. Disables transmit data empty interrupt request

#### (2) Arguments

Label or				
Register Name	Function	Data Length	Module	Input/Output
dat.addr0	Stores RAM reference address	Longword	Main routine	Input
data0	Stores reference data ("H")	Byte	Main routine	Output

#### (3) Internal Registers Used

Register Name	Function	Address	Set Value
P_STBY.MSTCR1	SCI and DMAC module standby mode clearing	H'FFFF861C	H'f03d
P_DMAC0.SAR0	Used to set RDR address	H'FFFF86C0	&P_SCI1.RDR_1
P_DMAC0.DAR0	Used to set transfer destination RAM start address	H'FFFF86C4	&dat.addr0
P_DMAC0.DMATCR0	Sets 4 as number of transfers	H'FFFF86C8	H'04
P_DMAC0.CHCR0	Setting of DMAC operating mode, transfer method, etc.	H'FFFF86CC	H'00004f05
P_DMAC3.SAR3	Used to set transfer source RAM start address	H'FFFF86F0	&dat.addr0
P_DMAC3.DAR3	Used to set TDR address	H'FFFF86F4	&P_SCI1.TDR_1
P_DMAC3.DMATCR3	Sets 1 as number of transfers	H'FFFF86F8	H'01
P_DMAC3.CHCR3	Setting of DMAC operating mode, transfer method, etc.	H'FFFF86FC	H'00101e04
P_DMAC.DMAOR	Setting of DMAC executing channel priority level	H'FFFF86B0	H'0001
P_PORTA.PAIORL	Sets SCI ch1 input/output pin	H'FFFF8386	H'0010
P_PORTA.PACRL2	Sets pin multiplexing to SCI0	H'FFFF838E	H'0140
P_INTC.IPRC	Sets 14/15 as DMAC ch0/3 interrupt priority levels	H'FFFF834C	H'e00f
P_INTC.IPRF	Sets 10 as SCI/ch1 interrupt priority level	H'FFFF8352	H'000a
P_SCI1.SMR_1	Sets SCI to asynchronous mode	H'FFFF81B0	H'00
P_SCI1.SCR_1	Enables transmission/reception interrupts, transmission/reception operation	H'FFFF81B2	H'50
P_SCI1.BRR_1	Sets transfer rate (19200 bits/s)	H'FFFF81B1	H'40

#### (4) RAM Used

This task does not use any RAM apart from the arguments.

Note: SH7145 header file names are used for register label names.




### 5. Flowcharts

### (1) Main routine

( rammon )		
MSTCR1 ← H'f03d	]	Clear DMAC and SCI/ch1 module standby mode
dat.addr0 = (long)&data0	]	Transfer address in which reference data ("H") is to be stored to RAM
data0 = 'H'	]	Store reference data ("H")
PAIORL.WORD = 0x0010	]	Set PA4 pin as TXD1 output
PACRL2.WORD ← H'0140	]	Set PA3 pin as RXD1 input and PA4 pin as TXD1 output
SCR_1.BYTE ← H'00	]	Clear RIE, TIE, TEIE, MPIE, TE, RE Select clock
SMR_1.BYTE ← H'00	]	Set transmission/reception format
BRR_1 ← H'40	]	Set 19200 bits/s as bit rate
_ Wait		
for( lp = 1; lp<0700; lp++)	No	Wait for at least 1-bit interval
Yes		
SCR_1.BYTE ← H'50	]	Enable SCI/ch1 reception interrupts and reception operation
$SAR0 \leftarrow (long)(\&P\_SCI1.RDR\_1)$	]	Set RDR_1 address as DMAC ch0 transfer source address
DAR0 ← (long)(&dat.addr0)	]	Set dat.addr0 address as DMAC ch0 transfer destination address




(2) Main routine (cont)






#### (3) Receive data transfer



#### (4) Transmit data transfer





### 6. Program Listing

```
INCLUDE FILE
/*
                                                 */
#include<machine.h>
#include "iodefine_7145F.h"
PROTOTYPE
/*
                                                 */
void rammon(void);
#pragma interrupt(dma_rdr,dma_tdr)
/*
                      RAM ALLOCATION
                                                 * /
#define data0 (*(volatile unsigned char *)0xffffe000)
volatile struct addr
{
   long addr0;
};
#define dat (*(struct addr *)0xffffe010)
/*
                                                 */
                   MAIN PROGRAM
void rammon(void)
{
 signed int lp;
 P_STBY.MSTCR1.WORD = 0xf03d; /* DMAC, SCI ch1 module standby mode clear */
 dat.addr0 = (long)&data0;
 data0 = 'H';
                         /* reference data = "H" */
 P_PORTA.PAIORL.WORD = 0x0010;
 P_PORTA.PACRL2.WORD = 0X0140;
 P_SCI1.SCR_1.BYTE = 0x00;
 P\_SCI1.SMR\_1.BYTE = 0x00;
                        /* P$/1 */
 P\_SCI1.BRR\_1 = 0x40;
                        /* 19200bps */
 for( lp = 1; lp<0300; lp++);</pre>
                        /* for loop = 1bit */
 P\_SCI1.SCR\_1.BYTE = 0x50;
 P_DMAC0.SAR0 = (long)(&P_SCI1.RDR_1); /* DMAC ch0 source address */
 P_DMAC0.DAR0 = (long)(&dat.addr0); /* DMAC ch0 destination address */
 P_DMAC0.DMATCR0 = 0x04;
                        /* DMAC ch0 transfer count =4 */
 P_DMAC0.CHCR0.LONG = 0x00004f05;
 P_DMAC3.DAR3 = (long)(&P_SCI1.TDR_1); /* DMAC ch0 destination address */
 P_DMAC3.CHCR3.LONG = 0x00101e04;
 P_DMAC.DMAOR.WORD = 0x0001;
                        /* Enable DMAC operation */
 P_INTC.IPRC.WORD = 0xe00f;
                        /* DMAC ch0 interrupt level =14 ch3
                          interrupt level =15 */
 P_INTC.IPRF.WORD = 0x000a;
                        /* SCI ch1 interrupt level =10 */
 set_imask(0x0);
 while(1);
                         /* Loop */
}
```

}

## SH7144/45 Group RAM Monitoring Using DMAC

```
/* DMAC ch1 innterrupt routine */
void dma_rdr(void)
                                        /* DMAC ch1 data taransfer end */
 {
                                        /* Clear flag */
  P_DMAC0.CHCR0.LONG &= 0xffffffd;
 P_SCI1.SCR_1.BYTE = 0xa0;
                                        /* Enable SCI ch1 transfer & transfer
                                          data empty interrupt */
 P_DMAC3.SAR3 = (long)(&dat.addr0);
                                        /* DMAC ch3 source address */
 P_DMAC3.DMATCR3 = 0x01;
                                        /* DMAC ch3 transfer count =1 */
 P_DMAC3.CHCR3.LONG |= 0x0000001;
                                        /* DMAC ch3 enable*/
 }
void dma_tdr(void)
                                        /* DMAC ch3 interrupt routine*/
                                        /* DMAC ch1 data transfer end*/
 {
 P_DMAC3.CHCR3.LONG &= 0xffffffc;
                                        /* Clear flag */
 P\_SCI1.SCR\_1.BYTE = 0x70;
                                        /* Enable SCI ch1 receive data & receive
                                           data full interrupt */
 P_DMAC0.DAR0 = (long)(&dat.addr0); /* DMAC ch0 destination address */
 P_DMAC0.DMATCR0 = 0x04;
                                        /* DMAC ch3 transfer count =4 */
```



#### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.